CS8416-IZ CIRRUS [Cirrus Logic], CS8416-IZ Datasheet - Page 29

• Manufacturer Part Number: CS8416-IZ
• Description: 192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
• Manufacturer: CIRRUS [Cirrus Logic]

8.7
8.8
8.9
DS578PP2
7
0
7
0
7
0
0
Receiver Error Mask (06h)
Interrupt Mask (07h)
Interrupt Mode MSB (08h) and Interrupt Mode LSB(09h)
The bits in this register serve as masks for the corresponding bits of the Receiver Error Register. If a
mask bit is set to 1, the error is unmasked, meaning that its occurrence will appear in the receiver
error register, will affect the RERR pin, will affect the RERR interrupt, and will affect the current audio
sample according to the status of the HOLD bit. If a mask bit is set to 0, the error is masked, meaning
that its occurrence will not appear in the receiver error register, will not affect the RERR pin, will not
affect the RERR interrupt, and will not affect the current audio sample. The CCRC and QCRC bits
behave differently from the other bits: they do not affect the current audio sample even when un-
masked. This register defaults to 00h.
The bits of this register serve as a mask for the
error is unmasked, meaning that its occurrence will affect the INT pin and the status register. If a mask
bit is set to 0, the error is masked, meaning that its occurrence will not affect the internal INT signal
or the status register. The bit positions align with the corresponding bits in
This register defaults to 00h.
The INT signal may be selected to appear on the GPO pins.
The two Interrupt Mode registers form a 2-bit code for each
are three ways to set the INT pin active in accordance with the interrupt condition. In the Rising edge
active mode, the INT pin becomes active on the arrival of the interrupt condition. In the Falling edge
active mode, the INT pin becomes active on the removal of the interrupt condition. In Level active
mode, the INT interrupt pin becomes active during the interrupt condition. Be aware that the active
level(Active High or Low) only depends on the INT[1:0] bits. These registers default to 00h.
00 - Rising edge active
01 - Falling edge active
10 - Level active
11 - Reserved
QCRCM
PCCHM
PCCH1
PCCH0
6
6
6
OSLIPM
CCRCM
OSLIP1
OSLIP0
5
5
5
UNLOCKM
DETCM
DETC1
DETC0
4
4
4
CCHM
CCH1
CCH0
VM
Interrupt Status
3
3
3
CONFM
RERRM
RERR1
RERR0
Interrupt Status register
2
2
2
register. If a mask bit is set to 1, the
QCHM
QCH1
QCH0
Interrupt Status
BIPM
1
1
1
function. There
CS8416
PARM
FCHM
FCH1
FCH0
0
0
register.
0
29