CS8416-IZ CIRRUS [Cirrus Logic], CS8416-IZ Datasheet - Page 38

no-image

CS8416-IZ

Manufacturer Part Number
CS8416-IZ
Description
192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
Manufacturer
CIRRUS [Cirrus Logic]
Datasheet
11 PIN DESCRIPTION - HARDWARE MODE
38
RXP[3:0]
RXN
VD+
VA+
VL+
DGND
AGND
RX_SEL0
RX_SEL1
TX_SEL0
TX_SEL1
FILT
RST
NV/RERR
23
21
22
10
11
12
13
14
1
2
3
4
5
6
7
8
9
Additional AES3/SPDIF Receiver Port ( Input ) - Single-ended receiver inputs carrying AES3 or
S/PDIF digital data. These inputs comprise the 4:2 S/PDIF Input Multiplexer. The select line control is
the RXSEL[1:0] pins. Please note that any unused inputs can be left floating. See Appendix A for rec-
ommended input circuits.
AES/SPDIF Input - Used along with RXP[X] to form an AES3 differential input. In single-ended
operation this should be capacitively coupled to ground .
Positive Digital Power – 3.3 V
Positive Analog Power – 3.3 V
Positive Interface Power – 3.3 V – 5.0 V
Digital/Interface Ground
Analog Ground
Receiver_MUX Selector (Input)
input.
TX Pin MUX SELECTION(Input)
output.
PLL Filter Pin – A RC network should be connected from this pin to AGND. For best PLL jitter
performance, this pin should be returned directly to the AGND pin
RESET(Input) – active low input . Resets CS8416 to default state, configuration pins are read on the
rising edge of this pin
Non-Validity Receiver Error/Receiver Error (output)
NV/RERR
RXSEL1
RXSEL0
TXSEL1
TXSEL0
AGND
RXP3
RXP2
RXP1
RXP0
RXN
FILT
RST
VA+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
- used to select which pin, RXP[3:0], is used for the receiver
- used to select which pin, RXP[3:0], is used for the TX pin
28
27
26
25
24
23
22
21
20
19
18
17
16
15
OLRCK
OSCLK
SDOUT
OMCK
RMCK
VD+
DGND
VL+
TX
C
U
RCBL
96 KHZ
AUDIO
CS8416
DS578PP2

Related parts for CS8416-IZ