DSPIC30F2010 MICROCHIP [Microchip Technology], DSPIC30F2010 Datasheet - Page 86

no-image

DSPIC30F2010

Manufacturer Part Number
DSPIC30F2010
Description
High-Performance, 16-Bit Digital Signal Controllers
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F2010-20E/MM
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
DSPIC30F2010-20E/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F2010-20E/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F2010-20I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F2010-20I/SP
Manufacturer:
MAXIM
Quantity:
6
Part Number:
DSPIC30F2010-20I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F2010-30I/MM
Manufacturer:
VISHAY
Quantity:
30 000
Part Number:
DSPIC30F2010-30I/MM
Manufacturer:
Microchip Technology
Quantity:
1 863
Part Number:
DSPIC30F2010-30I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
DSPIC30F2010-30I/SO
Quantity:
5 000
Part Number:
DSPIC30F2010-30I/SOG
Manufacturer:
TOS
Quantity:
453
Part Number:
DSPIC30F2010-30I/SP
0
Company:
Part Number:
DSPIC30F2010-30I/SP
Quantity:
3 000
dsPIC30F2010
14.1.4
In the Double Update mode (PTMOD<1:0> = 11), an
interrupt event is generated each time the PTMR regis-
ter is equal to zero, as well as each time a period match
occurs. The postscaler selection bits have no effect in
this mode of the timer.
The Double Update mode provides two additional func-
tions to the user. First, the control loop bandwidth is
doubled because the PWM duty cycles can be
updated, twice per period. Second, asymmetrical cen-
ter-aligned PWM waveforms can be generated, which
are useful for minimizing output waveform distortion in
certain motor control applications.
14.1.5
The input clock to PTMR (F
options of 1:1, 1:4, 1:16 or 1:64, selected by control bits
PTCKPS<1:0> in the PTCON SFR. The prescaler
counter is cleared when any of the following occurs:
• a write to the PTMR register
• a write to the PTCON register
• any device Reset
The PTMR register is not cleared when PTCON is
written.
14.1.6
The match output of PTMR can optionally be post-
scaled through a 4-bit postscaler (which gives a 1:1 to
1:16 scaling).
The postscaler counter is cleared when any of the
following occurs:
• a write to the PTMR register
• a write to the PTCON register
• any device Reset
The PTMR register is not cleared when PTCON is written.
DS70118G-page 84
Note:
DOUBLE UPDATE MODE
Programming a value of 0x0001 in the
period register could generate a continu-
ous interrupt pulse, and hence, must be
avoided.
PWM TIME BASE PRESCALER
PWM TIME BASE POSTSCALER
OSC
/4), has prescaler
14.2
PTPER is a 15-bit register and is used to set the count-
ing period for the PWM time base. PTPER is a double-
buffered register. The PTPER buffer contents are
loaded into the PTPER register at the following
instances:
• Free Running and Single Shot modes: When the
• Up/Down Counting modes: When the PTMR
The value held in the PTPER buffer is automatically
loaded into the PTPER register when the PWM time
base is disabled (PTEN = 0).
The
Equation 14-1:
EQUATION 14-1:
If the PWM time base is configured for one of the Up/
Down Count modes, the PWM period is found using
Equation 14-2.
EQUATION 14-2:
The maximum resolution (in bits) for a given device
oscillator and PWM frequency can be determined using
Equation 14-3:
EQUATION 14-3:
PTMR register is reset to zero after a match with
the PTPER register.
register is zero.
PWM
Resolution =
PWM Period
T
T
PWM
PWM
period
=
=
(PTMR Prescale Value)
T
(PTMR Prescale Value)
CY
T
PWM PERIOD
PWM PERIOD (UP/DOWN
COUNT MODE)
PWM RESOLUTION
CY
can
© 2006 Microchip Technology Inc.
log (2
2
(PTPER + 1)
log (2)
be
(PTPER + 0.75)
T
PWM
determined
/ T
CY
)
using

Related parts for DSPIC30F2010