STR910FAZ32H6T STMICROELECTRONICS [STMicroelectronics], STR910FAZ32H6T Datasheet - Page 32

• Manufacturer Part Number: STR910FAZ32H6T
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

Functional overview
3.20
3.20.1
32/99
and the Message SRAM, handling of transmission requests, and interrupt generation. The
CPU has access to the Message SRAM via the Message Handler using a set of 38 control
registers.
The follow features are supported by the CAN interface:
●
●
●
●
●
●
The CAN interface is not supported by DMA.
UART interfaces with DMA
The STR91xFA supports three independent UART serial interfaces, designated UART0,
UART1, and UART2. Each interface is very similar to the industry-standard 16C550 UART
device. All three UART channels support IrDA encoding/decoding, requiring only an external
LED transceiver to pins UARTx_RX and UARTx_Tx for communication. One UART channel
(UART0) supports full modem control signals.
UART interfaces include the following features:
●
●
●
●
●
●
●
●
●
●
●
For your reference, only two standard 16550 UART features are not supported, 1.5 stop bits
and independent receive clock.
DMA
A programmable DMA channel may be assigned by CPU firmware to service channels
UART0 and UART1 for fast and direct transfers between the UART bus and SRAM with little
CPU involvement. Both DMA single-transfers and DMA burst-transfers are supported for
transmit and receive. Burst transfers require that UART FIFOs are enabled.
Bitrates up to 1 Mbps
Disable Automatic Retransmission mode for Time Triggered CAN applications
32 Message Objects
Each Message Object has its own Identifier Mask
Programmable FIFO mode
Programmable loopback mode for self-test operation
Maximum baud rate of 1.5 Mbps
Separate FIFOs for transmit and receive, each 16 deep, each FIFO can be disabled by
firmware if desired
Programmable FIFO trigger levels between 1/8 and 7/8
Programmable baud rate generator based on CCU master clock, or CCU master clock
divided by two
Programmable serial data lengths of 5, 6, 7, or 8 bits with start bit and 1 or 2 stop bits
Programmable selection of even, odd, or no-parity bit generation and detection
False start-bit detection
Line break generation and detection
Support of IrDA SIR ENDEC functions for data rates of up to 115.2K bps
IrDA bit duration selection of 3/16 or low-power (1.14 to 2.23 µsec)
Channel UART0 supports modem control functions CTS, DCD, DSR, RTS, DTR, and
RI
STR91xFAx32 STR91xFAx42 STR91xFAx44