ST7FLITE29 STMICROELECTRONICS [STMicroelectronics], ST7FLITE29 Datasheet - Page 107
![no-image](/images/no-image-200.jpg)
ST7FLITE29
Manufacturer Part Number
ST7FLITE29
Description
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.ST7FLITE29.pdf
(131 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST7FLITE29F286
Manufacturer:
ST
Quantity:
378
Part Number:
ST7FLITE29F2B6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
5 700
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
20 000
EMC CHARACTERISTICS (Cont’d)
13.7.4 ESD Pin Protection Strategy
To protect an integrated circuit against Electro-
Static Discharge the stress must be controlled to
prevent degradation or destruction of the circuit el-
ements. The stress generally affects the circuit el-
ements which are connected to the pads but can
also affect the internal devices when the supply
pads receive the stress. The elements to be pro-
tected must not receive excessive current, voltage
or heating within their structure.
An ESD network combines the different input and
output ESD protections. This network works, by al-
lowing safe discharge paths for the pins subjected
to ESD stress. Two critical ESD stress cases are
presented in
pins.
Figure 69. Positive Stress on a Standard Pad vs. V
Figure 70. Negative Stress on a Standard Pad vs. V
Main path
Path to avoid
Main path
Figure 69
V
V
V
V
DD
DD
SS
SS
and
Figure 70
(3a)
(3b)
(3a)
(3b)
for standard
OUT
OUT
SS
Standard Pin Protection
To protect the output structure the following ele-
ments are added:
To protect the input structure the following ele-
ments are added:
DD
– A diode to V
– A protection device between V
– A resistor in series with the pad (1)
– A diode to V
– A protection device between V
(4)
(4)
IN
IN
DD
DD
(3a) and a diode from V
(2a) and a diode from V
(2a)
(2b)
(2a)
(2b)
(1)
(1)
DD
DD
and V
and V
ST7LITE2
107/131
SS
SS
SS
SS
V
V
V
V
DD
SS
DD
SS
(3b)
(2b)
(4)
(4)