ST7FLITE29 STMICROELECTRONICS [STMicroelectronics], ST7FLITE29 Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
ST7FLITE29
Manufacturer Part Number
ST7FLITE29
Description
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.ST7FLITE29.pdf
(131 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST7FLITE29F286
Manufacturer:
ST
Quantity:
378
Part Number:
ST7FLITE29F2B6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
5 700
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
20 000
7.5 RESET SEQUENCE MANAGER (RSM)
7.5.1 Introduction
The reset sequence manager includes three RE-
SET sources as shown in
These sources act on the RESET pin and it is al-
ways kept low during the delay phase.
The RESET service routine vector is fixed at ad-
dresses FFFEh-FFFFh in the ST7 memory map.
The basic RESET sequence consists of 3 phases
as shown in
The 256 or 4096 CPU clock cycle delay allows the
oscillator to stabilise and ensures that recovery
has taken place from the Reset state. The shorter
or longer clock cycle delay is automatically select-
ed depending on the clock source chosen by op-
tion byte:
Figure 15. Reset Block Diagram
Internal RC Oscillator
External clock (connected to CLKIN pin)
External Crystal/Ceramic Oscillator
(connected to OSC1/OSC2 pins)
External RESET source pulse
Internal LVD RESET (Low Voltage Detection)
Internal WATCHDOG RESET
Active Phase depending on the RESET source
256 or 4096 CPU clock cycle delay (see table
below)
RESET vector fetch
RESET
Clock Source
Figure
14:
V
Figure
DD
R
ON
15:
cycle delay
CPU clock
Filter
4096
256
256
The RESET vector fetch phase duration is 2 clock
cycles.
If the PLL is enabled by option byte, it outputs the
clock after an additional delay of t
Figure
Figure 14. RESET Sequence Phases
7.5.2 Asynchronous External RESET pin
The RESET pin is both an input and an open-drain
output with integrated R
This pull-up has no fixed value but varies in ac-
cordance with the input voltage. It can be pulled
low by external circuitry to reset the device. See
Electrical Characteristic section for more details.
A RESET signal originating from an external
source must have a duration of at least t
order to be recognized (see
tection is asynchronous and therefore the MCU
can enter reset state even in HALT mode.
GENERATOR
PULSE
Active Phase
12).
256 or 4096 CLOCK CYCLES
INTERNAL RESET
RESET
ON
weak pull-up resistor.
WATCHDOG RESET
LVD RESET
Figure
INTERNAL
RESET
STARTUP
16). This de-
ST7LITE2
VECTOR
h(RSTL)in
FETCH
27/131
(see
in
1