ST7FLITE29 STMICROELECTRONICS [STMicroelectronics], ST7FLITE29 Datasheet - Page 124
![no-image](/images/no-image-200.jpg)
ST7FLITE29
Manufacturer Part Number
ST7FLITE29
Description
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.ST7FLITE29.pdf
(131 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST7FLITE29F286
Manufacturer:
ST
Quantity:
378
Part Number:
ST7FLITE29F2B6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
5 700
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
20 000
ST7LITE2
OPTION BYTES (Cont’d)
OPTION BYTE 1
OPT7 = PLLx4x8 PLL Factor selection.
0: PLLx4
1: PLLx8
OPT6 = PLLOFF PLL disable.
0: PLL enabled
1: PLL disabled (by-passed)
OPT5 = PLL32OFF 32MHz PLL disable.
0: PLL32 enabled
1: PLL32 disabled (by-passed)
OPT4 = OSC RC Oscillator selection
0: RC oscillator on
1: RC oscillator off
Note: 1% RC oscillator available on ST7LITE25
and ST7LITE29 devices only
OPT3:2 = LVD[1:0] Low voltage detection selec-
tion
These option bits enable the LVD block with a se-
lected threshold as shown in
Table 23. List of valid option combinations
Note 1: Configuration available on ST7LITE25 and ST7LITE29 devices only
Note: see Clock Management Block diagram in
124/131
V
2.4V - 3.3V
3.3V - 5.5V
DD
range
Operating conditions
Clock Source
Internal RC 1%
External clock or oscillator
(depending on OPT6:4 selec-
tion)
Internal RC 1%
External clock or oscillator
(depending on OPT6:4 selec-
tion)
Table
1)
1)
22.
PLL
off
x4
x8
off
x4
x8
off
x4
x8
off
x4
x8
Figure 13
Table 22. LVD Threshold Configuration
Each device is available for production in a user
programmable version (FLASH). FLASH devices
are shipped to customers with a default content
(FFh). This implies that FLASH devices have to be
configured by the customer using the Option
Bytes.
OPT1 = WDG SW Hardware or Software
Watchdog
This option bit selects the watchdog type.
0: Hardware (watchdog always enabled)
1: Software (watchdog to be enabled by software)
OPT0 = WDG HALT Watchdog Reset on Halt
This option bit determines if a RESET is generated
when entering HALT mode while the Watchdog is
active.
0: No Reset generation when entering Halt mode
1: Reset generation when entering Halt mode
Typ f
0.7MHz @3V
2.8MHz @3V
-
0-4MHz
4MHz
-
1MHz @5V
-
8MHz @5V
0-8MHz
-
8 MHz
LVD Off
Highest Voltage Threshold ( 4.1V)
Medium Voltage Threshold ( 3.5V)
Lowest Voltage Threshold ( 2.8V)
CPU
Configuration
OSC
0
0
1
1
0
0
1
1
-
-
-
-
Option Bits
PLLOFF
1
0
1
0
1
0
1
0
-
-
-
-
LVD1 LVD0
PLLx4x8
1
1
0
0
x
0
x
0
x
1
x
1
-
-
-
-
1
0
1
0