LF3320QC15 LODEV [LOGIC Devices Incorporated], LF3320QC15 Datasheet
LF3320QC15
Related parts for LF3320QC15
LF3320QC15 Summary of contents
Page 1
DEVICES INCORPORATED DEVICES INCORPORATED FEATURES 83 MHz Data Rate 12-bit Data or Coefficients (Expand- able to 24-bit) 32-Tap FIR Filter, Cascadable for More Filter Taps Over 49 K-bits of on-board Memory LF Interface TM Allows All 256 Coefficient Sets to ...
Page 2
DEVICES INCORPORATED F 1. LF3320 F IGURE UNCTIONAL 11-0 OUT RSLB DATA REVERSAL 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1-16 1- DATA 1-16 REVERSAL 1-16 1-16 ...
Page 3
DEVICES INCORPORATED SIGNAL DEFINITIONS Power V and GND CC +3.3 V power supply. All pins must be connected. Clock CLK — Master Clock The rising edge of CLK strobes all enabled registers. Inputs DIN — Data Input 11-0 DIN is ...
Page 4
DEVICES INCORPORATED ROUT — Reverse Cascade Output 11-0 In Single Filter Mode, ROUT is a 11-0 12-bit registered cascade output port. ROUT on one device should be 11-0 connected to RIN of another LF3320. 11-0 In Dual Filter Mode, ROUT ...
Page 5
DEVICES INCORPORATED Registers on the rising edge of CLK. When SHENB is HIGH, data can not be loaded into the Cascade Registers or shifted through the I/D Registers and their contents will not be changed. In Single Filter Mode, SHENB ...
Page 6
DEVICES INCORPORATED OPERATIONAL MODES Single Filter Mode In this mode, the device operates as a single FIR filter (see Figure 4). It can be configured to have as many as 32 taps if symmetric coefficient sets are used. If asymmetric ...
Page 7
DEVICES INCORPORATED mode, [16x16][16x1] matrix-vector multiplication. Some functions of the LF3320 must be disabled when configured for matrix-vector multiplication. This will apply to both the single filter mode and the dual filter mode; these functions are data reversal and interleave/decimation. ...
Page 8
DEVICES INCORPORATED IGURE INGLE ILTER ATRIX 1 CLK DIN 11-0 DATA SET 0 RIN 11-0 CAA 7-0 CF CAB 00 7-0 TXFRA/ TXFRB DOUT 15-0 CENA / CENB SHENA / SHENB * 11 Clocks ...
Page 9
DEVICES INCORPORATED The LF3320 is capable of supporting 24-bit data and 12-bit coefficients or 12-bit data and 24-bit coefficients. When configured for this mode of operation, the Filter B output is scaled by 2 -12 before adding it to the ...
Page 10
DEVICES INCORPORATED F 12 IGURE YMMETRIC OEFFICIENT Even-Tap, Even-Symmetric Coefficient Set F 13. I IGURE EGISTER ATA ALU ALU COEF 7 COEF 6 EVEN-TAP ...
Page 11
DEVICES INCORPORATED ABLE ONFIGURATION EGISTER BITS FUNCTION 0 ALU Mode Filter A 1 Pass A Filter A 2 Pass B Filter A 11-3 Reserved ABLE ONFIGURATION EGISTER BITS FUNCTION 0 Filter A ...
Page 12
DEVICES INCORPORATED the reverse data path. The device must see a HIGH to LOW transition of TXFRA/TXFR B in order to switch LIFOs. If decimating by N, TXFRA/TXFRB should go LOW once every N clock cycles. When data reversal is ...
Page 13
DEVICES INCORPORATED Output Adder The Output Adder adds the Filter A and B outputs together when the device is in Single Filter Mode. If 24-bit data and 12- bit coefficients or 12-bit data and 24-bit coefficients are desired, the LF3320 ...
Page 14
DEVICES INCORPORATED ABLE ONFIGURATION EGISTER BITS FUNCTION 0 ALU Mode Filter B 1 Pass A Filter B 2 Pass B Filter B 11-3 Reserved ABLE ONFIGURATION EGISTER BITS FUNCTION 0 Filter B ...
Page 15
DEVICES INCORPORATED There are sixteen limit registers for Filter A and sixteen for Filter B. Each register is 32-bits wide and stores both an upper and lower limit value. The lower limit is stored in bits 15-0 and the upper ...
Page 16
DEVICES INCORPORATED of loading data into Filter B limit register 7. Data value 3B60H is loaded as the lower limit and 72A4H is loaded as the upper limit. It takes 9S clock cycles to load S coefficient sets into the ...
Page 17
DEVICES INCORPORATED After the last data value is loaded, the interface will expect a new address value on the next clock cycle. After the next address value is loaded, data loading will begin again as previously discussed. As long as ...
Page 18
DEVICES INCORPORATED F 22 IGURE IMIT EGISTER OADING CLK PAUSEA/PAUSEB LDA/LDB CFA/CFB ADDR 11-0 1 W1: Limit Register loaded with new data on this rising clock edge ABLE LTR OUND ...
Page 19
DEVICES INCORPORATED T 15 ABLE OEFFICIENT ANK CFA/B CFA/B 11 1st Word - Address 0 0 2nd Word - Bank 3rd Word - Bank 4th Word - Bank 5th ...
Page 20
DEVICES INCORPORATED M R Above which useful life may be impaired (Notes AXIMUM ATINGS Storage temperature .............................................................................................................. –65°C to +150°C Operating ambient temperature .............................................................................................. –55°C to +125°C V supply voltage with respect to ground .............................................................................. –0.5 ...
Page 21
DEVICES INCORPORATED SWITCHING CHARACTERISTICS OMMERCIAL PERATING ANGE Symbol Parameter t Cycle Time CYC t Clock Pulse Width Low PWL t Clock Pulse Width High PWH t Input Setup Time S t Input Hold Time H t Setup ...
Page 22
DEVICES INCORPORATED OMMERCIAL PERATING ANGE Symbol Parameter t Coefficient Input Setup Time CFS t Coefficient Input Hold Time CFH t Load Setup Time LS t Load Hold Time LH t PAUSE Setup Time PS t PAUSE Hold ...
Page 23
DEVICES INCORPORATED NOTES 1. Maximum Ratings indicate stress specifications only. Functional oper- ation of these products at values beyond those indicated in the Operating Condi- tions table is not implied. Exposure to maximum rating conditions for ex- tended periods may ...
Page 24
... CFA 34 2 CFA 35 1 CFA 36 0 Speed 0°C to +70°C — C OMMERCIAL Top View Plastic Quad Flatpack (Q5) S CREENING LF3320QC15 LF3320QC12 2-24 LF3320 Horizontal Digital Image Filter 108 GND 107 COUT 11 106 COUT 10 105 COUT 9 104 COUT 8 103 COUT 7 ...