LF3321 LODEV [LOGIC Devices Incorporated], LF3321 Datasheet - Page 24

no-image

LF3321

Manufacturer Part Number
LF3321
Description
Horizontal Digital Image Filter Improved Performance
Manufacturer
LODEV [LOGIC Devices Incorporated]
Datasheet
DEVICES INCORPORATED
Controls Cont’d
LOGIC Devices Incorporated
Signal Definition
SHENB — Filter B Shift Enable
In Dual Filter Mode, SHENB enables or disables the loading of data into the Reverse Cascade Input
(RIN11-0), Cascade Output (COUT11-0), Reverse Cascade Output (ROUT3-0) and Filter B I/D Registers.
When SHENB is LOW, data is latched into the Cascade Registers and shifted through the I/D Registers
on the rising edge of CLK. When SHENB is HIGH, data can not be loaded into the Cascade Registers or
shifted through the I/D Registers and their contents will not be changed.
In Single Filter Mode, SHENB also enables or disables the loading of data into the Input (DIN11-0), Reverse
Cascade Output (ROUT11-0) and Filter A I/D Registers. It is important to note that in Single Filter Mode,
both SHENA and SHENB should be connected together. Both must be active to enable data loading in
Single Filter Mode. SHENB is latched on the rising edge of CLK.
RSLA3-0 — Filter A Round/Select/Limit Control
RSLA3-0 determines which of the sixteen user-programmable Round/Select/Limit registers (RSL registers)
are used in the Filter A RSL circuitry. A value of 0 on RSLA3-0 selects RSL register 0. A value of 1 selects
RSL register 1 and so on. RSLA3-0 is latched on the rising edge of CLK (see the round, select, and limit
sections for a complete discussion).
RSLB3-0 — Filter B Round/Select/Limit Control
RSLB3-0 determines which of the sixteen user-programmable RSL registers are used in the Filter B RSL
circuitry. A value of 0 on RSLB3-0 selects RSL register 0. A value of 1 selects RSL register 1 and
so on. RSLB3-0 is latched on the rising edge of CLK (see the round, select, and limit sections for a
complete discussion).
OED — DOUT Output Enable
When OED is LOW, DOUT15-0 is enabled for output. When OED is HIGH, DOUT15-0 is placed in a
high-impedance state.
OEC — COUT/ROUT Output Enable
When OEC is LOW, COUT11-0 and ROUT3-0 are enabled for output. When OEC is HIGH, COUT11-0 and
ROUT3-0 are placed in a high-impedance state.
PAUSEA — LF Interface
When PAUSEA is HIGH, the Filter A LF Interface
a LOW state. This effectively allows the user to load coefficients and control registers at a slower rate than
the master clock (see the LF Interface
PAUSEB — LF Interface
When PAUSEB is HIGH, the Filter B LF Interface
a LOW state. This effectively allows the user to load coefficients and control registers at a slower rate than
the master clock (see the LF Interface
TM
TM
Pause
Pause
TM
TM
24
section for a full discussion).
section for a full discussion).
TM
TM
loading sequence is halted until PAUSEA is returned to
loading sequence is halted until PAUSEB is returned to
Horizontal Digital Image Filter
Improved Performance
Video Imaging Products
Feb 5, 2003 LDS.3321-A
LF3321

Related parts for LF3321