ADUC845BCP8-5 Analog Devices, ADUC845BCP8-5 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADUC845BCP8-5
Manufacturer Part Number
ADUC845BCP8-5
Description
MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
Manufacturer
Analog Devices
Datasheet
1.ADUC845BCP8-5.pdf
(108 pages)
ADuC845/ADuC847/ADuC848
ADC CIRCUIT INFORMATION
The ADuC845 incorporates two 10-channel (8-channel on the
MQFP package) 24-bit Σ-∆ ADCs, while the ADuC847 and
ADuC848 each incorporate a single 10-channel (8-channel on
the MQFP package) 24-bit and 16-bit Σ-∆ ADC.
Each part also includes an on-chip programmable gain
amplifier and configurable buffering (neither is available on the
auxiliary ADC on the ADuC845). The parts also incorporate
digital filtering intended for measuring wide dynamic range and
low frequency signals such as those in weigh-scale, strain-gage,
pressure transducer, or temperature measurement applications.
The ADuC845/ADuC847/ADuC848 can be configured as four
or five (MQFP/LFCSP package) fully-differential input channels
or as eight or ten (MQFP/LFCSP package) pseudo differential
input channels referenced to AINCOM. The ADC on each part
(primary only on the ADuC845) can be fully buffered internally,
and can be programmed for one of eight input ranges from
±20 mV to ±2.56 V (V
means that the part can handle significant source impedances
on the selected analog input and that RC filtering (for noise
rejection or RFI reduction) can be placed on the analog inputs.
It should be noted that if the ADC is used with internal buffering
disabled (ADC0CON1.7 = 1, ADC0CON1.6 = 0), these un-
buffered inputs provide a dynamic load to the driving source.
Therefore, resistor/capacitor combinations on the inputs can
cause dc gain errors, depending on the output impedance of the
source that is driving the ADC inputs.
Table 8 and Table 9 show the allowable external resistance/
capacitance values for unbuffered mode such that no gain error
at the 16-bit and 20-bit levels, respectively, is introduced. When
used with internal buffering enabled, it is recommended that a
Table 8. Maximum Resistance for No 16-Bit Gain Error (Unbuffered Mode)
Gain
1
2
4
8–128
Table 9. Maximum Resistance for No 20-Bit Gain Error (Unbuffered Mode)
Gain
1
2
4
8–128
0 pF
111.3 kΩ
53.7 kΩ
25.4 kΩ
10.7 kΩ
0 pF
84.9 kΩ
42.0 kΩ
20.5 kΩ
8.8 kΩ
REF
× 1.024). Buffering the input channel
50 pF
21.1 kΩ
10.4 kΩ
5.0 kΩ
2.3 k Ω
50 pF
27.8 kΩ
13.5 kΩ
6.4 kΩ
2.9 kΩ
100 pF
12.5 kΩ
6.1 kΩ
2.9 kΩ
1.3 k Ω
100 pF
16.7 kΩ
8.1 kΩ
3.9 kΩ
1.7 kΩ
Rev. A | Page 26 of 108
External Capacitance
External Capacitance
capacitor (10 nF to 100 nF) be placed on the input to the ADC
(usually as part of an antialiasing filter) to aid in noise
performance.
The input channels are intended to convert signals directly from
sensors without the need for external signal conditioning. With
internal buffering disabled (relevant bits set/cleared in
ADC0CON1), external buffering might be required.
When the internal buffer is enabled, it might be necessary to
offset the negative input channel by +100 mV and to offset the
positive channel by −100 mV if the reference range is AV
This accounts for the restricted common-mode input range in
the buffer. Some circuits, for example, bridge circuits, are
inherently suitable to use without having to offset where the
output voltage is balanced around V
large to encroach on the supply rails. Internal buffering is not
available on the auxiliary ADC (ADuC845 only). The auxiliary
ADC (ADuC845 only) is fixed at a gain range of ±2.50 V.
The ADCs use a Σ-Δ conversion technique to realize up to
24 bits on the ADuC845 and the ADuC847 and up to 16 bits on
the ADuC848 of no missing codes performance (20 Hz update
rate, chop enabled). The Σ-Δ modulator converts the sampled
input signal into a digital pulse train whose duty cycle contains
the digital information. A sinc
(see Table 28) is then used to decimate the modulator output
data stream to give a valid data conversion result at program-
mable output rates. The signal chain has two modes of operation,
chop enabled and chop disabled. The CHOP bit in the
ADCMODE register enables or disables the chopping scheme.
500 pF
3.2 kΩ
1.6 kΩ
790 Ω
370 Ω
500 pF
4.5 kΩ
2.2 kΩ
1.0 kΩ
480 Ω
1000 pF
1.77 kΩ
880 Ω
430 Ω
195 Ω
1000 pF
2.58 kΩ
1.26 kΩ
600 Ω
270 Ω
3
programmable low-pass filter
REF
/2 and is not sufficiently
5000 pF
440 Ω
220 Ω
110 Ω
50 Ω
5000 pF
360 Ω
75 Ω
700 Ω
170 Ω
DD
.