ADUC845BCP8-5 Analog Devices, ADUC845BCP8-5 Datasheet - Page 41

• Manufacturer Part Number: ADUC845BCP8-5
• Description: MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
• Manufacturer: Analog Devices

ADCMODE (ADC MODE REGISTER)
Used to control the operational mode of both ADCs.
SFR Address:
Power-On Default:
Bit Addressable:
Table 24. ADCMODE SFR Bit Designations
Bit No.
7
6
5
4
3
2, 1, 0
Name
–––
REJ60
ADC0EN
ADC1EN
(ADuC845 only)
CHOP
MD2, MD1, MD0
D1H
08H
No
Description
Not Implemented. Write Don’t Care.
Automatic 60 Hz Notch Select Bit.
Setting this bit places a notch in the frequency response at 60 Hz, allowing simultaneous 50 Hz and 60 Hz
rejection at an SF word of 82 decimal. This 60 Hz notch can be set only if SF ≥ 68 decimal, that is, the regular
filter notch must be ≤ 60 Hz. This second notch is placed at 60 Hz only if the device clock is at 32.768 kHz.
Primary ADC Enable.
Set by the user to enable the primary ADC and place it in the mode selected in MD2–MD0 below.
Cleared by the user to place the primary ADC into power-down mode.
Auxiliary (ADuC845 only) ADC Enable.
Set by the user to enable the auxiliary (ADuC845 only) ADC and place it in the mode selected in MD2–MD0
below.
Cleared by the user to place the auxiliary (ADuC845 only) ADC in power-down mode.
Chop Mode Disable.
Set by the user to disable chop mode on both the primary and auxiliary (ADuC845 only) ADC allowing a
three times higher ADC data throughput. SF values as low as 3 are allowed with this bit set, giving up to
1.3 kHz ADC update rates.
Cleared by the user to enable chop mode on both the primary and auxiliary (ADuC845 only) ADC.
Primary and Auxiliary (ADuC845 only) ADC Mode Bits.
These bits select the operational mode of the enabled ADC as follows:
MD2
0
0
0
0
1
1
1
1
MD1
0
0
1
1
0
0
1
1
MD0
0
1
0
1
0
1
0
1
ADC Power-Down Mode (Power-On Default).
Idle Mode. In idle mode, the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
Single Conversion Mode. In single conversion mode, a single conversion is performed
on the enabled ADC. Upon completion of a conversion, the ADC data registers
(ADC0H/M/L and/or ADC1H/M/L (ADuC845 only)) are updated. The relevant flags in
the ADCSTAT SFR are written, and power-down is re-entered with the MD2−MD0
accordingly being written to 000.
Note that ADC0L is not available on the ADuC848.
Continuous Conversion. In continuous conversion mode, the ADC data registers are
regularly updated at the selected update rate (see the Sinc Filter SFR Bit Designations
in Table 28).
Internal Zero-Scale Calibration. Internal short automatically connected to the
enabled ADC input(s).
Internal Full-Scale Calibration. Internal or external REFIN± or REFIN2± V
determined by XREF bits in ADC0CON2 and/or AXREF (ADuC845 only) in ADC1CON
(ADuC845 only) is automatically connected to the enabled ADC input(s) for this
calibration.
System Zero-Scale Calibration. User should connect system zero-scale input to the
enabled ADC input(s) as selected by CH3–CH0 and ACH3–ACH0 bits in the
ADC0CON2 and ADC1CON (ADuC845 only) registers.
System Full-Scale Calibration. User should connect system full-scale input to the
enabled ADC input(s) as selected by CH3–CH0 and ACH3–ACH0 bits in the
ADC0CON2 and ADC1CON (ADuC845 only) registers.
Rev. A | Page 41 of 108
ADuC845/ADuC847/ADuC848
REF
(as