MC9328MXL ETC, MC9328MXL Datasheet - Page 60

no-image

MC9328MXL

Manufacturer Part Number
MC9328MXL
Description
i.MX Integrated Portable System Processor
Manufacturer
ETC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9328MXLCVH
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
MC9328MXLCVM15
Manufacturer:
Exar
Quantity:
136
Part Number:
MC9328MXLCVM15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVM15R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVP15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLCVP15R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLDVM15
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MXLDVM20
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9328MXLDVM20
Quantity:
600
Part Number:
MC9328MXLVF15
Manufacturer:
CRYSTRL
Quantity:
2
Part Number:
MC9328MXLVH20
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9328MXLVM15
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Specifications
60
3.14 Pulse-Width Modulator
The PWM can be programmed to select one of two clock signals as its source frequency. The selected
clock signal is passed through a divider and a prescaler before being input to the counter. The output is
available at the pulse-width modulator output (PWMO) external pin. Its timing diagram is shown in
Figure 47 and the parameters are listed in Table 22.
3.15 SDRAM Controller
A write to an address within the memory region initiates the program sequence. The first command issued
to the SyncFlash is Load Command Register. The value in A [7:0] determines which operation the
command performs. For this write setup operation, an address of 0x40 is hardware generated. The bank
and other address lines are driven with the address to be programmed. The next command is Active which
registers the row address and confirms the bank address. The third command supplies the column address,
re-confirms the bank address, and supplies the data to be written. SyncFlash does not support burst writes,
therefore a Burst Terminate command is not required.
A read to the memory region initiates the status read sequence. The first command issued to the SyncFlash
is the Load Command Register with A [7:0] set to 0x70 which corresponds to the Read Status Register
operation. The bank and other address lines are driven to the selected address. The second command is
Ref
No.
2a
2b
3a
3b
4a
4b
1
1.
C
System Clock
L
PWM Output
Clock fall time
Clock rise time
System CLK frequency
Clock high time
Clock low time
Output delay time
Output setup time
of PWMO = 30 pF
Parameter
1
1
1
1
1
1
Table 22. PWM Output Timing Parameter Table
Figure 47. PWM Output Timing Diagram
1
2a
MC9328MXL Advance Information, Rev. 5
4a
Minimum
2b
3.3
7.5
5.7
5.7
0
1.8V ± 0.10V
Maximum
1
3a
6.67
87
5
Minimum
3b
4b
5/10
5/10
0
5
5
3.0V ± 0.30V
Maximum
Freescale Semiconductor
5/10
5/10
100
MHz
Unit
ns
ns
ns
ns
ns
ns

Related parts for MC9328MXL