73K224L-28IH TDK [TDK Electronics], 73K224L-28IH Datasheet - Page 23

no-image

73K224L-28IH

Manufacturer Part Number
73K224L-28IH
Description
V.22bis/V.22/V.21/ Bell 212A/Bell 103 Single-Chip Modem
Manufacturer
TDK [TDK Electronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73K224L-28IH
Manufacturer:
TE
Quantity:
1 001
Part Number:
73K224L-28IH
Manufacturer:
AD
Quantity:
12
Part Number:
73K224L-28IH
Quantity:
5 510
Part Number:
73K224L-28IH
Manufacturer:
TERIDIA
Quantity:
1 185
Part Number:
73K224L-28IH
Manufacturer:
TDK/东电化
Quantity:
20 000
DYNAMIC CHARACTERISTICS AND TIMING
Timing (Refer to Timing Diagrams)
PARAMETER
Parallel Mode
TAL
TLA
TLC
TCL
TRD
TLL
TRDF
TRW
TWW
TDW
TWD
Serial Mode
TRCK
TAR
TRA
TRD
TRDF
TCKDR
TWW
TAW
TWA
TCKDW
TCKW
TDCK
T1, T2
NOTE: T1 and T2 are the low/high periods, respectively, of EXCLK in serial mode.
NOTE: Asserting ALE, CS, and RD or WR concurrently can cause unintentional register accesses. When using
non-8031 compatible processors, care must be taken to prevent this from occurring when designing the
interface logic.
CONDITION
CS/Addr. setup before ALE Low
CS/Addr. hold after ALE Low
ALE Low to RD/WR Low
RD/ WR Control to ALE High
Data out from RD Low
ALE width
Data float after RD High
RD width
WR width
Data setup before WR High
Data hold after WR High
Clock High after RD Low
Address setup before RD Low
Address hold after RD Low
RD to Data valid
Data float after RD High
Read Data out after Falling Edge of
EXCLK
WR width
Address setup before WR Low
Address hold after Rising Edge of
WR
Write Data hold after Falling Edge
of EXCLK
WR High after Falling Edge of
EXCLK
Data setup before Falling Edge of
EXCLK
Minimum Period
(continued)
V.22bis/V.22/V.21/Bell 212A/Bell 103
23
MIN
250
350
350
200
330
500
30
40
10
25
70
70
70
20
50
50
50
6
0
Single-Chip Modem
NOM
MAX
300
300
T1 +
T1
T2
90
40
40
73K224L
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for 73K224L-28IH