ZL50018 ZARLINK [Zarlink Semiconductor Inc], ZL50018 Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
ZL50018
Manufacturer Part Number
ZL50018
Description
2 K Digital Switch with Enhanced Stratum 3 DPLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50018.pdf
(136 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50018GA
Manufacturer:
ZARLINK
Quantity:
5
Company:
Part Number:
ZL50018GAG2
Manufacturer:
TECCOR
Quantity:
5 600
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
201
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
81
A8, A9, A14,
R16, T6, T7,
T8, T9, T10,
M2, N2, P2,
PBGA Pin
B12, B13,
C10, C11,
A15, E10,
M14, R13
T13, T14,
T11, T12,
F13, G4,
P16, R2,
Number
C13, G3
K12
T15
M3
G5
K3
L4
L3
LQFP Pin
150, 151,
152, 153,
134, 135,
136, 137,
138, 139,
140, 215,
219, 225,
229, 236,
144, 208
Number
80, 105,
61, 62,
63, 64,
65, 66,
67, 68,
46, 48
234
238
239
240
212
210
237
MODE_4M0,
MODE_4M1
Pin Name
IC_OPEN
IC_GND
TRST
TMS
TCK
TDo
TDi
NC
Zarlink Semiconductor Inc.
Test Mode Select (5 V-Tolerant Input with Internal Pull-up)
JTAG signal that controls the state transitions of the TAP controller.
This pin is pulled high by an internal pull-up resistor when it is not
driven.
Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal
Pull-up)
Provides the clock to the JTAG test logic.
Test Reset (5 V-Tolerant Input with Internal Pull-up)
Asynchronously initializes the JTAG TAP controller by putting it in
the Test-Logic-Reset state. This pin should be pulsed low during
power-up to ensure that the device is in the normal functional
mode. When JTAG is not being used, this pin should be pulled low
during normal operation.
Test Serial Data In (5 V-Tolerant Input with Internal Pull-up)
JTAG serial test instructions and data are shifted in on this pin.
This pin is pulled high by an internal pull-up resistor when it is not
driven.
Test Serial Data Out (5 V-Tolerant Three-state Output)
JTAG serial data is output on this pin on the falling edge of TCK.
This pin is held in high impedance state when JTAG is not
enabled.
Internal Test Mode (5 V-Tolerant Input with Internal Pull-down)
These pins may be left unconnected.
Internal Test Mode Enable (5 V-Tolerant Input):
These pins MUST be low.
No Connect
These pins MUST be left unconnected.
4 M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal
pull-down) These two pins should be tied together and are
typically used to select CKi = 4.096 MHz operation. See Table 7,
“ZL50018 Operating Modes” on page 37 for a detailed explanation.
See Table 18, “Control Register (CR) Bits” on page 55 for CKi and
FPi selection using the CKIN1 - 0 bits.
ZL50018
14
Description
Data Sheet