ZL50018 ZARLINK [Zarlink Semiconductor Inc], ZL50018 Datasheet - Page 61
![no-image](/images/no-image-200.jpg)
ZL50018
Manufacturer Part Number
ZL50018
Description
2 K Digital Switch with Enhanced Stratum 3 DPLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50018.pdf
(136 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50018GA
Manufacturer:
ZARLINK
Quantity:
5
Company:
Part Number:
ZL50018GAG2
Manufacturer:
TECCOR
Quantity:
5 600
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
201
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
81
Note: In Divided Slave modes, CKo3 - 1 cannot exceed frequency of CKi.
CKO4
External Read/Write Address: 0004
Reset Value: 0000
15
P
Bit
6
5
4
3
2
1
0
CKo[5:4] are available in Master mode or in Slave mode with SLV_DPLLEN set.
CKO4
Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)
SEL
14
FPO2POS
FPO1POS
FPO0POS
CKO1P
CKO0P
FPO1P
FPO0P
Name
FPO3
SEL1
CKO
H
13
FPO3
SEL0
CKO
12
Output Frame Pulse (FPo2) Position
When this bit is low, FPo2 straddles frame boundary (as defined by ST-BUS).
When this bit is high, FPo2 starts from frame boundary (as defined by GCI-Bus).
Output Clock (CKo1) Polarity Selection
When this bit is low, the output clock CKo1 falling edge aligns with the frame
boundary. When this bit is high, the output clock CKo1 rising edge aligns with the
frame boundary.
Output Frame Pulse (FPo1) Polarity Selection
When this bit is low, the output frame pulse FPo1 has the negative frame pulse format.
When this bit is high, the output frame pulse FPo1 has the positive frame pulse format.
Output Frame Pulse (FPo1) Position
When this bit is low, FPo1 straddles frame boundary (as defined by ST-BUS).
When this bit is high, FPo1 starts from frame boundary (as defined by GCI-Bus).
Output Clock (CKo0) Polarity Selection
When this bit is low, the output clock CKo0 falling edge aligns with the frame
boundary. When this bit is high, the output clock CKo0 rising edge aligns with the
frame boundary.
Output Frame Pulse (FPo0) Polarity Selection
When this bit is low, the output frame pulse FPo0 has the negative frame pulse format.
When this bit is high, the output frame pulse FPo0 has the positive frame pulse format.
Output Frame Pulse (FPo0) Position
When this bit is low, FPo0 straddles frame boundary (as defined by ST-BUS).
When this bit is high, FPo0 starts from frame boundary (as defined by GCI-Bus).
CKO3
H
11
P
FPO3
10
P
FPO3
POS
9
Zarlink Semiconductor Inc.
ZL50018
CKO2
P
8
61
FPO2
P
7
Description
FPO2
POS
6
CKO1
5
P
FPO1
P
4
FPO1
POS
3
CKO0
P
2
Data Sheet
FPO0
1
P
FPO0
POS
0