ZL50110 ZARLINK [Zarlink Semiconductor Inc], ZL50110 Datasheet - Page 36

no-image

ZL50110

Manufacturer Part Number
ZL50110
Description
128, 256 and 1024 Channel CESoP Processors
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL50110GAG2
Manufacturer:
ZARLINK
Quantity:
60
M3_RXCLK
M3_COL
M3_RXD[3:0]
M3_RXDV
M3_RXER
M3_CRS
M3_TXCLK
M3_TXD[3:0]
M3_TXEN
M3_TXER
Signal
Note: This port must not be used to receive data at the same time as port 2,
Table 12 - MII Port 3 Interface Package Ball Definition (continued)
I/O
I U
I D
I U
I D
I D
I D
I U
O
O
O
K26
J26
[3]
[2]
J21
H26
H24
H25
[3]
[2]
K24
K25
J22
J23
K23
L26
MII Port 3 - ZL50111 variant only
Package Balls
they are mutually exclusive.
Zarlink Semiconductor Inc.
ZL50110/11/14
[1]
[0]
[1]
[0]
36
J24
J25
L25
L24
MII only - Receive Clock.
Accepts the following frequencies:
Collision Detection. This signal is
independent of M3_TXCLK and
M3_RXCLK, and is asserted when a
collision is detected on an attempted
transmission. It is active high, and only
specified for half-duplex operation.
Receive Data. Clocked on rising edge of
M3_RXCLK.
Receive Data Valid. Active high. This signal
is clocked on the rising edge of M3_RXCLK.
It is asserted when valid data is on the
M3_RXD bus.
Receive Error. Active high signal indicating
an error has been detected. Normally valid
when M3_RXDV is asserted. Can be used
in conjunction with M3_RXD when
M3_RXDV signal is de-asserted to indicate
a False Carrier.
Carrier Sense. This asynchronous signal is
asserted when either the transmission or
reception device is non-idle. It is active
high.
MII only - Transmit Clock
Accepts the following frequencies:
Transmit Data. Clocked on rising edge of
M3_TXCLK.
Transmit Enable. Asserted when the MAC
has data to transmit, synchronously to
M3_TXCLK with the first pre-amble of the
packet to be sent. Remains asserted until
the end of the packet transmission. Active
high.
Transmit Error. Transmitted synchronously
with respect to M3_TXCLK, and active high.
When asserted (with M3_TXEN also
asserted) the ZL50110/11/14 will transmit a
non-valid symbol, somewhere in the
transmitted frame.
25.0 MHz
25.0 MHz
MII
MII
Description
100 Mbps
100 Mbps
Data Sheet

Related parts for ZL50110