HI-3582 HOLTIC [Holt Integrated Circuits], HI-3582 Datasheet
HI-3582
Related parts for HI-3582
HI-3582 Summary of contents
Page 1
... The databus and all control signals are CMOS and TTL compatible. The HI-3582/HI-3583 apply the ARINC protocol to the receivers and transmitter. Timing is based Mega- hertz clock. Although the line driver shares a common substrate with ...
Page 2
... INPUT CLK INPUT TX CLK OUTPUT MR INPUT TEST INPUT HI-3582, HI-3583 DESCRIPTION +3.3V power supply pin ARINC receiver 1 positive input ARINC receiver 1 negative input ARINC receiver 2 positive input ARINC receiver 2 negative input Receiver 1 data ready flag FIFO full Receiver 1 FIFO Half full, Receiver 1 ...
Page 3
... Unscramble ARINC data HI-3582, HI-3583 STATUS REGISTER The HI-3582/HI-3583 contain a 9-bit status register which can be interrogated to determine the status of the ARINC receivers, data FIFOs and transmitter. The contents of the status register are is pulsed low. The output on BD00 - BD08 when the SEL = 0 ...
Page 4
... FUNCTIONAL DESCRIPTION (cont.) ARINC 429 DATA FORMAT Control register bit CR15 is used to control how individual bits in the received or transmitted ARINC word are mapped to the HI-3582/ HI-3583 data bus during data read or write operations. The following table describes this mapping: BYTE 1 DATA ...
Page 5
... D/R FIFO LOAD CONTROL / LABEL / CONTROL DECODE BIT COMPARE LABEL MEMORY EOS ONES SHIFT REGISTER NULL SHIFT REGISTER SHIFT REGISTER ZEROS HI-3582, HI-3583 CR2(3) ARINC word CR6(9) ARINC word matches label Yes Yes Yes TO PINS CONTROL ...
Page 6
... PL2 for receiver 2. word reception is suspended during the label memory write sequence. 32 BIT PARALLEL LOAD SHIFT REGISTER FIFO DATA BUS HI-3582, HI-3583 READING LABELS D/R1 or D/R2 (or both) both After the write that changes CR1 from the next 16 data reads of the selected receiver ( ...
Page 7
... Timing is set by on-chip resistor and capacitor and tested to be within ARINC requirements. HI-3582, HI-3583 The HI-3582 has 37.5 ohms in series with each line driver output. The HI-3583 has 10 ohms in series. The HI-3583 is for applications where external series resistance is needed, typically for lightning protection devices ...
Page 8
... ARINC DATA BIT 31 BIT 32 D D/R DON'T CARE SEL EN DATA BUS t DATA BUS PL1 PL2 TX/R, FFT HFT DATA BUS CWSTR HI-3582, HI-3583 DATA RATE - EXAMPLE PATTERN DATA DATA NULL NULL BIT 32 BIT 31 RECEIVER OPERATION t t SELEN t SELEN ENSEL t t ENEN D/REN t ...
Page 9
... PL t CWSTR CWSTR EN1 or EN2 t CWHLD t CWSET DATA BUS Set CR1=1 Label #1 t ENDATA HI-3582, HI-3583 STATUS REGISTER READ CYCLE DON'T CARE t SELEN DATA VALID t ENDATA CONTROL REGISTER READ CYCLE DON'T CARE t SELEN DATA VALID t ENDATA LABEL MEMORY LOAD SEQUENCE Label #2 ...
Page 10
... TXBOUT) 10% one level RIN BIT 32 D D/R D/REN EN t SELEN SEL DON'T CARE t ENPL PL1 PL2 TXR ENTX TXAOUT TXBOUT HI-3582, HI-3583 TRANSMITTING DATA ARINC BIT ARINC BIT DATA DATA BIT 2 BIT 1 +5V -5V +5V - +10V 90 10% rx 90% ...
Page 11
... Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. HI-3582, HI-3583 Power Dissipation at 25°C Plastic Quad Flat Pack ..................1.5 W, derate 10mW/ C Ceramic J-LEAD CERQUAD ...... 1.0 W, derate 7mW/ DC Current Drain per pin .............................................. ± ...
Page 12
... Output Voltage: Logic "1" Output Voltage Logic "0" Output Voltage Output Current: (All Outputs & Bi-directional Pins) Output Capacitance: Operating Voltage Range Operating Supply Current VDD V+ V- HI-3582, HI-3583 CONDITIONS SYMBOL ONE V Common mode voltages IH ZERO V less than ±4V with IL ...
Page 13
... Line driver transition differential times: (High Speed, control register CR13 = Logic 0) (Low Speed, control register CR13 = Logic 1) REPEATER OPERATION TIMING Delay - TX/R LOW to ENTX HIGH MASTER RESET PULSE WIDTH ARINC DATA RATE AND BIT TIMING HI-3582, HI-3583 + SYMBOL Pulse Width - CWSTR t CWSTR ...
Page 14
... ADDITIONAL HI-3582 / HI-3583 PIN CONFIGURATIONS FF1 - 8 HF1 - 9 D/ FF2 - 11 HF2 - 12 HI-3582CJI SEL - 13 HI-3582CJT EN1 - 14 EN2 -15 BD15 - 16 HI-3583CJI BD14 - 17 HI-3583CJT BD13 - 18 BD12 - 19 BD11 - Pin Cerquad J-lead (See page 1 for additional pin configuration) ORDERING INFORMATION HI - 35xx PART NUMBER No dash number ...
Page 15
... HI-3582 / HI-3583 PACKAGE DIMENSIONS 52-PIN J-LEAD CERQUAD 7 8 .040 ± .005 (1.02 ± .013) .019 ± .002 (.483 ± .051) 52-PIN PLASTIC QUAD FLAT PACK (PQFP) .520 ± .010 (13.2 ± .25) SQ. .063 ± .032 (1.6 ± .175) See Detail A .092 ± .004 (2.32 ± .12) ...
Page 16
... PLASTIC CHIP-SCALE PACKAGE 9.00 ± .10 9.00 ± .10 0.90 ± .10 HI-3582 / HI-3583 PACKAGE DIMENSIONS Heat sink stud on bottom of package Heat sink must be left floating or connected NOT connect heat sink to VDD, GND or V- 7.65 ± .15 0.40 ± .05 0.2 typ HOLT INTEGRATED CIRCUITS 16 millimeters 7.65 ± .15 0.50 0.25 typ ...