SSD1805TR1 ETC2 [List of Unclassifed Manufacturers], SSD1805TR1 Datasheet

no-image

SSD1805TR1

Manufacturer Part Number
SSD1805TR1
Description
132 x 68 STN LCD Segment / Common Monochrome Driver with Controller
Manufacturer
ETC2 [List of Unclassifed Manufacturers]
Datasheet
SOLOMON SYSTECH
SEMICONDUCTOR TECHNICAL DATA
SSD1805
Advance Information
132 x 68 STN
LCD Segment / Common Monochrome Driver with Controller
This document contains information on a new product. Specifications and information herein are subject to change
without notice.
http://www.solomon-systech.com
Copyright  2004 Solomon Systech Limited
SSD1805 Series
Rev 1.1
P 1/52
Jun 2004

Related parts for SSD1805TR1

SSD1805TR1 Summary of contents

Page 1

SEMICONDUCTOR TECHNICAL DATA LCD Segment / Common Monochrome Driver with Controller This document contains information on a new product. Specifications and information herein are subject to change without notice. http://www.solomon-systech.com SSD1805 Series Rev 1.1 P 1/52 SSD1805 Advance Information 132 ...

Page 2

TABLE OF CONTENTS 1 GENERAL DESCRIPTION....................................................................................................................... 5 2 FEATURES............................................................................................................................................... 5 3 ORDERING INFORMATION .................................................................................................................... 5 4 BLOCK DIAGRAM ................................................................................................................................... 6 5 DIE PAD FLOOR PLAN........................................................................................................................... 7 6 PIN DESCRIPTION ................................................................................................................................ 11 7 FUNCTIONAL BLOCK DESCRIPTIONS .............................................................................................. 16 8 COMMAND TABLE................................................................................................................................ ...

Page 3

TABLE OF TABLES Table 1 - Ordering Information ............................................................................................................................ 5 Table 2 - SSD1805 Series Bump Die Pad Coordinates (Bump center) .............................................................. 8 Table 3 - Arrangement of common at different multiplex modes ...................................................................... 15 Table 4 - Data Bus ...

Page 4

... Figure 16 - 4-wires Serial Interface Timing Characteristics (P C68/80 = L)...........................................................45 Figure 17 - Application Example I (4-wires SPI mode) .....................................................................................................46 Figure 18 - Application Example II (6800 PPI mode)........................................................................................................47 Figure 19 - Applications notes for V Figure 20 - SSD1805TR1 TAB Drawing (Copper view) ...................................................................................................50 Figure 21 - SSD1805TR1 TAB Drawing (Detail view & pin assignment) ........................................................................51 Solomon Systech /V connection..................................................................................................48 DD ...

Page 5

... Programmable LCD Driving Voltage Temperature Compensation Coefficients On-Chip Bias Divider with internal compensation capacitors (except V Programmable multiplex ratio: 1/9 to 1/68 Programmable bias ratio: 1/4, 1/5, 1/6, 1/7, 1/8, 1/9 Display Offset Control Non-Volatile Memory (OTP) for calibration 3 ORDERING INFORMATION SEG Ordering Part Number SSD1805Z SSD1805TR1 SSD1805 Series Rev 1.1 P 5/52 = +12.5V LCD COM Package Form 64/54/32 + 132 1 icon or ...

Page 6

BLOCK DIAGRAM MSTAT M Display Timing Generator /DOF CLS Oscillator C0 C1 TEST0 TEST22 Command Interface RES CS2 D Solomon Systech ICONS ROW0 SEG0 ~ SEG131 ~ ROW67 HV Buffer Cell Level ...

Page 7

DIE PAD FLOOR PLAN NC ROW21 ROW20 ROW19 : : : : : : : : : : : : : : : : : : : : : : : : : : ROW2 ROW1 ROW0 SEG0 SEG1 ...

Page 8

Table 2 - SSD1805 Series Bump Die Pad Coordinates (Bump center) Pad # Signal X-pos Y-pos 1 NC -5167.10 -448.50 2 TEST0 -5035.80 -448.50 3 MSTAT -4959.50 -448. -4883.20 -448. -4806.90 -448.50 6 /DOF -4730.60 -448.50 ...

Page 9

Pad # Signal X-pos Y-pos 151 ROW21 5083.25 448.50 152 ROW20 5025.25 448.50 153 ROW19 4967.25 448.50 154 ROW18 4909.25 448.50 155 ROW17 4851.25 448.50 156 ROW16 4793.25 448.50 157 ROW15 4735.25 448.50 158 ROW14 4677.25 448.50 159 ROW13 4619.25 ...

Page 10

Pad # Signal X-pos 301 SEG128 -3625.00 302 SEG129 -3683.00 303 SEG130 -3741.00 304 SEG131 -3799.00 305 ROW34 -3865.25 306 ROW35 -3923.25 307 ROW36 -3981.25 308 ROW37 -4039.25 309 ROW38 -4097.25 310 ROW39 -4155.25 311 ROW40 -4213.25 312 ROW41 -4271.25 ...

Page 11

PIN DESCRIPTION 6.1 MSTAT This pin is the static indicator driving output. The frame signal output pin, M, should be used as the back plane signal for the static indicator. The duration of overlapping could be programmable. See Extended ...

Page 12

V DDIO This pin is the system power supply pin of bus IO buffer. Please refer to figure 19 on page 48 for connection example. 6. This pin is the system power supply pin of the logic ...

Page 13

C68/ 80 This pin is MCU parallel interface selection input. When the pin is pulled high, 6800 series interface is selected and when the pin is pulled low, 8080 series interface is selected. If Serial Interface is selected ( ...

Page 14

TEST1 ~ TEST22 These pins are test pins. Nothing should be connected to these pins, nor they are connected together. 6.33 NC These pins are NC/no connection pins. Nothing should be connected to these pins, nor they are connected ...

Page 15

Table 3 - Arrangement of common at different multiplex modes Remarks: “Non-select” means no common signal will be selected to support those output ROW pins. SSD1805 Series Rev 1.1 P 15/52 Jun 2004 Solomon Systech ...

Page 16

FUNCTIONAL BLOCK DESCRIPTIONS 7.1 Microprocessor Interface Logic The Microprocessor Interface unit consists of three functional blocks for driving the 6800-series parallel interface, 8080-series parallel interface and 4-wires serial peripheral interface. The selection of different interfaces is done by P/ ...

Page 17

Parallel Interface 8080-series Parallel Interface 4-wires Serial Peripheral Interface Data Read 8-bits Data Write 8-bits Command Read Status only Command Write Yes 7.2 Reset Circuit This block is integrated into the Microprocessor Interface Logic that includes Power On Reset ...

Page 18

Remarks: DB0 – DB7 represent the data bit of the GDDRAM. “Non-select” means no common signal will be selected to support those output ROW pins. Table 5 - Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set ...

Page 19

LCD Driving Voltage Generator and Regulator This module generates the LCD voltage required for display driving output. It takes a single supply input and generates necessary bias voltage. It consists of: 1) 2X, 3X, 4X and 5X regulated DC-DC ...

Page 20

Contrast Control (Voltages referenced to V Software control of the 64 contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as: Command Set 000 Gain = 1+R /R 4.96 ...

Page 21

SSD1805 Series Rev 1.1 P 21/52 Figure 5 - Contrast curve Jun 2004 Solomon Systech ...

Page 22

Oscillator Circuit This module is an On-Chip low power temperature compensation oscillator circuitry. The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator. Please refer to the figure 6 ...

Page 23

LCD Panel Driving Waveform Figure example of how the Common and Segment drivers may be connected to a LCD panel. The waveforms provided illustrate the desired multiplex scheme. COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 ...

Page 24

COMMAND TABLE Table 8 - Command Table ( E= unless specific setting is stated) D/C Hex – ...

Page 25

D/C Hex – – – ...

Page 26

EXTENDED COMMAND TABLE Table 9 - Extended Command Table ( 0, 0,E= unless specific setting is stated) D/C Hex ...

Page 27

D/C Hex – ...

Page 28

COMMAND DESCRIPTIONS 9.1 Data Read / Write To read data from the GDDRAM, input High to input Low to pin and High interface mode. In normal data read mode, GDDRAM column address pointer will be ...

Page 29

Set Boost level The internal DC-DC converter factor is set by this command. For SSD1805 multiplying factors could be selected. The default POR internal DC-DC converter setting can be selected by hardware pin, B0 & B1. ...

Page 30

Set Read-Modify-Write Mode This command puts the chip in read-modify-write mode in which: 1. Column address is saved before entering the mode 2. Column address is increased only after display data write but not after display data read. This ...

Page 31

EXTENDED COMMANDS These commands are used, in addition to basic commands, to trigger the enhanced features designed for the chip. 9.23 OTP setting and programming OTP (One Time Programming method to adjust V in term of contrast level, ...

Page 32

Start Step 1 i) Hardware reset ii) Send original initialization routines iii) Set and display any test patterns Adjust the contrast level to the best visual level Accept the contrast level on panel? Yes OTP setting steps = Adjusted contrast ...

Page 33

OTP Example program Find the OTP offset: Hardware reset by sending an active low reset pulse to 0X2F \\ turn on the internal voltage booster & output op-amp buffer. 0XA2 \\ Set Biasing ratio 0XA9 \\ 1/9 for 68/64 MUX ...

Page 34

Set 1/4 Bias Ratio This command sets the bias ratio directly to 1/4. This bias ratio is especially designed for use in under 12 MUX display. In order to restore to other bias ratio, this command must be executed, ...

Page 35

Table 12 - ROW pin assignment for COM signals for SSD1805 MUX display (including icon line without/with 8 lines display offset towards ROW0) Remarks: “Non-select” means no common signal will be selected to support those output ROW ...

Page 36

MAXIMUM RATINGS Table 13 - Maximum Ratings (Voltage Referenced to V Symbol Parameter V DD Supply Voltage V DDIO V OUT V Input Voltage CI Current Drain Per Pin Excluding Operating Temperature A T ...

Page 37

DC CHARACTERISTICS Symbol Parameter System power supply pins the logic block Range System power supply pins of V DDIO the logic block Range Booster Reference Supply V CI Voltage Range Access Mode Supply Current I AC ...

Page 38

Symbol Parameter Temperature Coefficient Compensation TC0 Flat Temperature Coefficient (POR) TC2 Temperature Coefficient 2* TC4 Temperature Coefficient 4* TC7 Temperature Coefficient 7* The formula for the temperature coefficient is ...

Page 39

AC CHARACTERISTICS Table Characteristics (Unless otherwise specified, Voltage Referenced to V Symbol Parameter Fosc Oscillation Frequency of Display Timing Generator F Frame Frequency FRM Remarks: Fext stands for the frequency value of external clock feeding to ...

Page 40

Table 16 - Parallel 6800-series Interface Timing Characteristics Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t Write Data Hold Time DHW t Read Data ...

Page 41

Table 17 - Parallel 6800-series Interface Timing Characteristics Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t Write Data Hold Time DHW t Read Data ...

Page 42

Table 18 - Parallel 8080-series Interface Timing Characteristics ( Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t ...

Page 43

Table 19 - Parallel 8080-series Interface Timing Characteristics Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t Write Data Hold Time DHW t Read Data ...

Page 44

Table 20 - 4-wires Serial Interface Timing Characteristics (T Symbol Parameter t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t Write Data Hold Time DHW T Clock ...

Page 45

Table 21 - 4-wires Serial Interface Timing Characteristics Symbol t Clock Cycle Time cycle t Address Setup Time AS t Address Hold Time AH t Write Data Setup Time DSW t Write Data Hold Time DHW T Clock Low Time ...

Page 46

APPLICATION EXAMPLES COM34 COM35 : : : : : : : COM66 COM67 Row remapped command [command: C0H] ROW67 …….ROW34 COL0 ………………………………………………………………………………….… COL131 ,where V & 2.775V DDIO C = ...

Page 47

COM34 COM35 : : : : : : : COM66 COM67 Row remapped command [command: C0H] ROW67 …….ROW34 COL0 ………………………………………………………………………………….… COL131 R ,where V & 2.775V DDIO C ...

Page 48

Figure 19 - Applications notes for V 2.775V MCU Normal Application 1.8V MCU Low Voltage MCU Solomon Systech /V connection DD DDIO 2.775V 2.775V CLS DDIO DD CI M/S /CS1 /RES SSD1805 D/C R/W E D0~D7 V ...

Page 49

PACKAGE INFORMATION 14.1 DIE TRAY DIMENSIONS Spec mm (mil) W1 (1996) 50.70 0.2 W2 (1791) 45.50 0.2 H (160) 4.05 0.2 K N/A E N/A Px (559) 14.19 0.1 Py (98) 2.48 0.1 X 11.26 + 0.1 (443) Y ...

Page 50

... TAB DRAWING Figure 20 - SSD1805TR1 TAB Drawing (Copper view) Solomon Systech Jun 2004 P 50/52 Rev 1.1 SSD1805 Series ...

Page 51

... Figure 21 - SSD1805TR1 TAB Drawing (Detail view & pin assignment) SSD1805 Series Rev 1.1 P 51/52 Jun 2004 Solomon Systech ...

Page 52

Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability ...

Related keywords