ZR36067PQC ETC [List of Unclassifed Manufacturers], ZR36067PQC Datasheet - Page 32

• Manufacturer Part Number: ZR36067PQC
• Description: AV PCI CONTROLLER
• Manufacturer: ETC [List of Unclassifed Manufacturers]

AV PCI CONTROLLER
Address Offset: 0x040 (Continued)
13.18 I
This register contains the control bits of the I
Address Offset: 0x044
26:25
23:0
31:2
Bit
Bit
27
24
1
0
2
C-Bus Register
Type
Type
RW
RW
RW
RW
R
R
R
Mod
Mod
all
all
all
all
JPEGRepIRQEn - JPEG Report Interrupt
Request Enable. When enabled and IntPinEn
is set to ‘1’, an interrupt request will be gener-
ated on the PCI Bus INTA output pin after the
end of each JPEG field/frame process.
When JPEGRepIRQEn is cleared, JPE-
GRepIRQ continues to reflect the JPEG
process status.
‘1’ - interrupt request enabled,
‘0’ - disabled (default value).
Reserved. Returns zero.
IntPinEn - INTA Pin Enable. When cleared,
none of the events that may cause an inter-
rupt request on the PCI Bus INTA pin is
enabled. Nevertheless the interrupt status
register continues to reflect all interrupt input
pins and internal interrupt requests.
‘1’ - every interrupt request is passed onto the
PCI Bus,
‘0’ - INTA disabled (default value).
Reserved. Returns zero.
Unused. Returns zero.
SDA - I
to this bit, the SDA output signal goes low.
When the host writes ‘1’, SDA goes into tri-
state. When the host reads this bit it reflects
the current level on the SDA pin.
Default value is ‘1’.
SCL - I
to this bit, the SCL output signal goes low.
When the host writes ‘1’, SCL goes into tri-
state. When the host reads this bit it reflects
the current level on the SCL pin.
Default value is ‘1’.
2
2
C SDA Line. When the host writes ‘0’
C SCL Line. When the host writes ‘0’
Description
Description
2
C Bus.
32
13.19 PostOffice Register
This register contains the status (byte 3), control (byte 2) and
data (byte 0) parameters for PostOffice transfers.
Address Offset: 0x200 - 0x2FF
22: 20
31:26
18:16
15:8
Bit
7:0
25
24
23
19
Type
R, W
RW
RW
RW
RC
R
R
R
R
Mod
all
all
all
all
all
all
Reserved. Returns zero.
POPen - PostOffice Request Pending flag.
This bit is set internally to ‘1’ when the host
writes to the PostOffice data byte.
It is cleared when a PostOffice cycle is com-
pleted or a PostOffice time-out occurred.
In case of concurrent accesses to this bit, the
result is ‘0’.
‘1’ - PostOffice request is pending.
‘0’ - PostOffice request is not pending (default
value).
POTime - PostOffice Time-out flag. This bit is
set to ‘1’ by the GuestBus master if a PostOf-
fice cycle on the GuestBus lasts more than 64
PCI clocks. This might happen when the
accessed guest holds GWS low for too long.
It is cleared (‘0’) by the host writing a ‘1’.
In case of concurrent accesses to this bit, it
remains ‘1’.
‘1’ - PostOffice cycle has timed out.
‘0’ - no time-out occurred (default value).
PODir - PostOffice Direction flag. This bit
defines the direction of the PostOffice opera-
tion:
‘0’ - Read (host reads guest).
‘1’ - Write (host writes to guest).
Default after reset is ‘1’.
POGuestID - PostOffice Guest Identification.
These three bits select the guest to be
accessed. They determine which of the GCS
pins will be asserted in the requested PostOf-
fice cycle. Up to eight guests can be
identified.
Default after reset is 000b.
Reserved. Returns zero.
POGuestReg - PostOffice Guest Register.
Register indication of accessed guest. Within
each guest up to eight registers can be
addressed. The POGuestReg bits determine
the register address that will be presented on
the GADR2:0 lines in the requested PostOf-
fice cycle.
Default after reset is 000b.
Reserved. Returns zero.
POData - PostOffice Data. An eight-bit
register containing the data being transferred
during PostOffice reads and writes.
Default after reset is 00000000b.
Description