8535AGI-21LF IDT, 8535AGI-21LF Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
8535AGI-21LF
Manufacturer Part Number
8535AGI-21LF
Description
Clock Drivers & Distribution
Manufacturer
IDT
Datasheet
1.8535AGI-21LF.pdf
(14 pages)
Specifications of 8535AGI-21LF
Product Category
Clock Drivers & Distribution
Rohs
yes
Part # Aliases
ICS8535AGI-21LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Function Tables
Table 3A. Control Input Function Table
After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.
In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.
Figure 1. CLK_EN Timing Diagram
Table 3B. Clock Input Function Table
IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER
CLK0, CLK1
ICS8535I-21
LOW SKEW, 1-TO-2 LVCMOS/LVTTL-TO-3.3V LVPECL FANOUT BUFFER
nQ0, nQ1
CLK0 or CLK1
CLK_EN
Q0, Q1
CLK_EN
Inputs
Inputs
0
0
1
1
0
1
Q0, Q1
CLK_SEL
HIGH
LOW
0
1
0
1
Disabled
Outputs
nQ0, nQ1
HIGH
LOW
Selected Source
CLK0
CLK1
CLK0
CLK1
3
Disabled; Low
Disabled; Low
Enabled
Enabled
Q0, Q1
Outputs
Enabled
ICS8535AGI-21 REV. A NOVEMBER 24, 2008
Disabled; High
Disabled; High
nQ0, nQ1
Enabled
Enabled