8535AGI-31LFT IDT, 8535AGI-31LFT Datasheet - Page 6

• Manufacturer Part Number: 8535AGI-31LFT
• Description: Clock Drivers & Distribution 1
• Manufacturer: IDT

Specifications of 8535AGI-31LFT

• Rohs: yes
• Part # Aliases: ICS8535AGI-31LFT

ICS8535I-31
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value
of the fundamental. This ratio is expressed in decibels (dBm) or a
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
ICS8535AGI-31 REVISION A JANUARY 27, 2010
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
-10
-20
-30
-40
-50
-60
-70
-80
-90
0
1k
10k
LOW SKEW, 1-TO-4, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V LVPECL FANOUT BUFFER
100k
Offset Frequency (Hz)
6
ratio of the power in the 1Hz band to the power in the fundamental.
When the required offset is specified, the phase noise is called a dBc
value, which simply means dBm at a specified offset from the
fundamental. By investigating jitter in the frequency domain, we get
a better understanding of its effects on the desired application over
the entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
1M
Additive Phase Jitter @ 155.52MHz
12kHz to 20MHz = 0.057ps (typical)
©2010 Integrated Device Technology, Inc.
10M
100M