C8051F997-GUR Silicon Labs, C8051F997-GUR Datasheet - Page 280

no-image

C8051F997-GUR

Manufacturer Part Number
C8051F997-GUR
Description
8-bit Microcontrollers - MCU 8kB 14-CH CDC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F997-GUR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F99x-C8051F98x
25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload
Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start
value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all
ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If
Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is
not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be
correct. When in Mode 2, Timer 1 operates identically to Timer 0.
Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the
TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal INT0
is active as defined by bit IN0PL in register IT01CF (see Section “13.6. External Interrupts INT0 and INT1”
on page 147 for details on the external input signals INT0 and INT1).
280
INT0
T0
Crossbar
Pre-scaled Clock
SYSCLK
IN0PL
GATE0
Figure 25.2. T0 Mode 2 Block Diagram
XOR
0
1
TR0
M
H
T
3
M
T
3
L
CKCON
M
T
H
2
M
T
2
L
0
1
M
T
1
M
T
0
S
C
A
1
S
C
A
Rev. 1.1
0
G
A
E
T
1
C
T
1
/
M
T
1
1
TMOD
M
T
1
0
TCLK
G
A
T
E
0
C
T
0
/
M
T
0
1
M
T
0
0
(8 bits)
(8 bits)
TH0
TL0
N
P
1
L
I
N
1
S
L
2
I
IT01CF
N
1
S
L
1
I
N
S
1
L
0
I
N
0
P
L
I
Reload
N
0
S
L
2
I
N
S
0
L
1
I
N
S
0
L
0
I
TR1
TR0
TF1
TF0
IE1
IT1
IE0
IT0
Interrupt

Related parts for C8051F997-GUR