74LVC1G74DP-G NXP Semiconductors, 74LVC1G74DP-G Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC1G74DP-G
Manufacturer Part Number
74LVC1G74DP-G
Description
Flip Flops SNGL D-TYPE POSITIVE
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC1G74GM-G.pdf
(25 pages)
Specifications of 74LVC1G74DP-G
Product Category
Flip Flops
Rohs
yes
Number Of Circuits
1
Logic Family
LVC
Logic Type
D-Type Edge Triggered Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Propagation Delay Time
3.5 ns at 3.3 V
High Level Output Current
- 32 mA
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
1
Number Of Output Lines
1
Factory Pack Quantity
3000
Supply Voltage - Min
1.65 V
Part # Aliases
74LVC1G74DP,125
NXP Semiconductors
12. Waveforms
Table 10.
74LVC1G74
Product data sheet
Supply voltage
V
1.65 V to 1.95 V
2.3 V to 2.7 V
2.7 V
3.0 V to 3.6 V
4.5 V to 5.5 V
Fig 8.
CC
Measurement points are given in
The clock input (CP) to output (Q, Q) propagation delays, the clock pulse width, the D to CP set-up, the
CP to D hold times and the maximum frequency
The shaded areas indicate when the input is permitted to change for predictable output performance.
V
OL
Measurement points
and V
OH
are typical output voltage levels that occur with the output load.
CP input
Q output
Q output
D input
GND
GND
V
V
V
V
Table
OH
OH
OL
OL
V
V
Input
V
0.5 V
0.5 V
1.5 V
1.5 V
0.5 V
All information provided in this document is subject to legal disclaimers.
I
I
M
10.
V
M
t
PLH
CC
CC
CC
t
Single D-type flip-flop with set and reset; positive edge trigger
su
Rev. 12 — 2 April 2013
t
V
h
M
V
V
M
M
t
PHL
1/f
max
t
W
t
PHL
t
su
t
h
Output
V
0.5 V
0.5 V
1.5 V
1.5 V
0.5 V
M
mnb141
t
PLH
CC
CC
CC
74LVC1G74
© NXP B.V. 2013. All rights reserved.
11 of 25