74LVC1G74DP-G NXP Semiconductors, 74LVC1G74DP-G Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC1G74DP-G
Manufacturer Part Number
74LVC1G74DP-G
Description
Flip Flops SNGL D-TYPE POSITIVE
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC1G74GM-G.pdf
(25 pages)
Specifications of 74LVC1G74DP-G
Product Category
Flip Flops
Rohs
yes
Number Of Circuits
1
Logic Family
LVC
Logic Type
D-Type Edge Triggered Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Propagation Delay Time
3.5 ns at 3.3 V
High Level Output Current
- 32 mA
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
1
Number Of Output Lines
1
Factory Pack Quantity
3000
Supply Voltage - Min
1.65 V
Part # Aliases
74LVC1G74DP,125
NXP Semiconductors
Fig 17. Package outline SOT1116 (XSON8)
74LVC1G74
Product data sheet
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.2 x 1.0 x 0.35 mm
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
mm
SOT1116
Unit
Outline
version
max
nom
min
0.35 0.04
A
(1)
A
1
0.20
0.15
0.12
b
IEC
terminal 1
index area
e
(8×)
1.25
1.20
1.15
D
L
(2)
1
1.05
1.00
0.95
E
0.55
1
8
JEDEC
e
All information provided in this document is subject to legal disclaimers.
e
1
0.3
e
2
7
1
References
e
D
Single D-type flip-flop with set and reset; positive edge trigger
0.35
0.30
0.27
1
0
L
Rev. 12 — 2 April 2013
3
6
0.40
0.35
0.32
L
e
1
1
JEITA
b
4
5
scale
0.5
A
E
L
1
A
1 mm
(4×)
(2)
European
projection
74LVC1G74
© NXP B.V. 2013. All rights reserved.
Issue date
10-04-02
10-04-07
sot1116_po
SOT1116
20 of 25