MCIMX6Q7CVT08AC Freescale Semiconductor, MCIMX6Q7CVT08AC Datasheet - Page 46

no-image

MCIMX6Q7CVT08AC

Manufacturer Part Number
MCIMX6Q7CVT08AC
Description
Processors - Application Specialized i.MX6Q
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6Q7CVT08AC

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Data Ram Size
16 KB
Maximum Operating Temperature
+ 105
Mounting Style
SMD/SMT
Package / Case
FCBGA
Interface Type
I2C, I2S, UART, USB
Memory Type
L1/L2 Cache, ROM, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6Q7CVT08AC
Manufacturer:
TI
Quantity:
1 001
Part Number:
MCIMX6Q7CVT08AC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
4.8.2
The LPDDR2 interface fully complies with JESD209-2B LPDDR2 JEDEC standard release June, 2009.
The DDR3 interface fully complies with JESD79-3D DDR3 JEDEC standard release April, 2008.
Table 33
Note:
1. Output driver impedance is controlled across PVTs using ZQ calibration procedure.
2. Calibration is done against 240 W external reference resistor.
3. Output driver impedance deviation (calibration accuracy) is ±5% (max/min impedance) across PVTs.
4.8.3
The LVDS interface complies with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A,
“Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits” for details.
4.9
This section contains the timing and electrical parameters for the modules in each i.MX 6Dual/6Quad
processor.
4.9.1
Figure 8
46
Output Driver
Impedance
Parameter
shows the reset timing and
shows DDR I/O output buffer impedance of i.MX 6Dual/6Quad processors.
System Modules Timing
DDR I/O Output Buffer Impedance
LVDS I/O Output Buffer Impedance
Reset Timing Parameters
i.MX 6Dual/6Quad Applications Processors for Industrial Products, Rev. 2
Symbol
Rdrv
SRC_POR_B
(Input)
Table 33. DDR I/O Output Buffer Impedance
Drive Strength (DSE) =
Test Conditions
Table 34
Figure 8. Reset Timing Diagram
000
001
010
011
100
101
110
111
lists the timing parameters.
NVCC_DRAM=1.5 V
DDR_SEL=11
CC1
(DDR3)
Hi-Z
240
120
80
60
48
40
34
Typical
NVCC_DRAM=1.2 V
DDR_SEL=10
(LPDDR2)
Hi-Z
240
120
80
60
48
40
34
Freescale Semiconductor
Unit

Related parts for MCIMX6Q7CVT08AC