IS42S32800D-6BL ISSI, Integrated Silicon Solution Inc, IS42S32800D-6BL Datasheet - Page 28

no-image

IS42S32800D-6BL

Manufacturer Part Number
IS42S32800D-6BL
Description
IC SDRAM 256MBIT 166MHZ 90BGA
Manufacturer
ISSI, Integrated Silicon Solution Inc
Type
SDRAMr
Datasheets

Specifications of IS42S32800D-6BL

Format - Memory
RAM
Memory Type
SDRAM
Memory Size
256M (8Mx32)
Speed
166MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-BGA
Organization
8Mx32
Density
256Mb
Address Bus
13b
Access Time (max)
6.5/5.4ns
Maximum Clock Rate
166MHz
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
180mA
Pin Count
90
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S32800D-6BL
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS42S32800D-6BL
Quantity:
200
Company:
Part Number:
IS42S32800D-6BL
Quantity:
200
Part Number:
IS42S32800D-6BL-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Part Number:
IS42S32800D-6BLI
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Part Number:
IS42S32800D-6BLI
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S32800D-6BLI
Quantity:
442
Part Number:
IS42S32800D-6BLI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
a longer burst. Following the PRECHARGE command, a
subsequent command to the same bank cannot be issued
until t
or full-page bursts.
Full-page READ bursts can be truncated with the BURST
may be truncated with a BURST TERMINATE command,
the clock edge at which the last desired data element is
valid, where x equals the CAS latency minus one. This is
possible CAS latency;data element n + 3 is the last desired
data element of a longer burst.
IS42S32800D, IS45S32800D
diagram for each possible CAS latency; data element n +
3 is either the last of a burst of four or the last desired of
hidden during the access of the last data element(s).
In the case of a fixed-length burst being executed to
completion, a PRECHARGE command issued at the
optimum time (as described above) provides the same
operation that would result from the same fixed-length
burst with auto precharge. The disadvantage of the PRE-
CHARGE command is that it requires that the command
and address buses be available at the appropriate time to
issue the command; the advantage of the PRECHARGE
command is that it can be used to truncate fixed-length
TERMINATE command, and fixed-length READ bursts
provided that auto precharge was not activated.The BURST
TERMINATE command should be issued x cycles before
shown in the READ Burst Termination diagram for each
28
rp
is met. Note that part of the row precharge time is
Integrated Silicon Solution, Inc. - www.issi.com
12/01/09
Rev. C

Related parts for IS42S32800D-6BL