EPC1213LC20 Altera, EPC1213LC20 Datasheet - Page 55

IC CONFIG DEVICE 212KBIT 20-PLCC

EPC1213LC20

Manufacturer Part Number
EPC1213LC20
Description
IC CONFIG DEVICE 212KBIT 20-PLCC
Manufacturer
Altera
Series
EPCr
Datasheet

Specifications of EPC1213LC20

Programmable Type
OTP
Memory Size
212kb
Voltage - Supply
4.75 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Package / Case
20-PLCC
For Use With
PLMJ1213 - PROGRAMMER ADAPTER 20 PIN J-LEAD
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2188-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPC1213LC20
Manufacturer:
AT
Quantity:
23
Part Number:
EPC1213LC20
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPC1213LC20
Manufacturer:
TI
Quantity:
5 510
Part Number:
EPC1213LC20
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPC1213LC20
Manufacturer:
ALTERA
0
Part Number:
EPC1213LC20
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPC1213LC20
Quantity:
196
Part Number:
EPC1213LC20
Quantity:
490
Part Number:
EPC1213LC20.
Manufacturer:
ALTERA
0
Chapter 3: Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet
Active Serial FPGA Configuration
Figure 3–1. Serial Configuration Device Block Diagram
Accessing Memory in Serial Configuration Devices
Active Serial FPGA Configuration
© December 2009
f
1
Altera Corporation
The serial configuration devices are designed to configure the Cyclone series and all
device families in the Stratix series except the Stratix device family. It cannot configure
other existing Altera FPGA device families.
Figure 3–1
You can access the unused memory locations of the serial configuration device to store
or retrieve data through the Nios processor and SOPC Builder. SOPC Builder is an
Altera tool for creating bus-based (especially microprocessor-based) systems in Altera
devices. SOPC Builder assembles library components such as processors and
memories into custom microprocessor systems.
SOPC Builder includes the EPCS device controller core, which is an interface core
specifically designed to work with the serial configuration device. With this core, you
can create a system with a Nios embedded processor that allows software access to
any memory location within the serial configuration device.
For more information about accessing memory within the serial configuration device,
refer to the
The following Altera FPGAs support Active Serial (AS) configuration scheme with
serial configuration devices:
This section is only relevant for FPGAs that support the AS configuration scheme.
Arria series
Cyclone series
all device families in the Stratix series except the Stratix device family
Serial Configuration Device
DCLK
nCS
shows the serial configuration device block diagram.
Active Serial Memory Interface Data
Address Counter
Decode Logic
Control
Logic
Data Buffer
Register
I/O Shift
Memory
Array
Sheet.
Configuration Handbook (Complete Two-Volume Set)
Status Register
DATA
ASDI
3–3

Related parts for EPC1213LC20