IR3504MTRPBF International Rectifier, IR3504MTRPBF Datasheet - Page 26

• Manufacturer Part Number: IR3504MTRPBF
• Description: IC CTRL XPHASE3 SVID 32-MLPQ
• Manufacturer: International Rectifier
• Series: XPhase3™r

Specifications of IR3504MTRPBF

• Applications: Processor
• Current - Supply: 10mA
• Voltage - Supply: 4.75 V ~ 7.5 V
• Operating Temperature: 0°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: *
• Package: 32-Lead MLPQ
• Circuit: X-Phase Control IC
• Switch Freq (khz): 250kHz to 1.5MHz
• Pbf: PbF Option Available
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The Fault Table below describes ten different faults that can occur during normal operation and how the IR3504 IC
will react to protect the supply and the load from possible damage. The fault types that can occur are listed in row
one. Row two and three describes type and the method of clearing the faults, respectively. The first four faults are
latched in the UV fault and require the VCCL supply to be recycled (below UVLO threshold) to regain operation. The
rest of the faults, except for UVLO Vout, are latched in a SS fault which do not need VCCL supply recycled, but
instead will automatically resume operation when these fault conditions are no longer impinging on the system.
Most of the faults will disable the error amplifier (EA) and discharge the soft start capacitor. All of the faults flag
PGood. PGood returns to high impedance state (high) when the fault clears. The Delay row shows reaction time
after detecting a fault condition. Delays are provided to minimize the possibility of nuisance faults. Additional flagged
responses are used to communicate externally of a fault event (Over Voltage) so additional action can be taken.
Discharge
Additional
Flagged
Response
* Pulse number range depends on Rosc value selected (See Specifications Table)
** Clears when OV condition ends
SS/DELx
Clearing
Disables
Affected
Outputs
Method
PGood
Delays
Fault
Latch
Error
Flags
Type
Fault
Amp
Page 26
Pulses
Open
Daisy
Clock
Both
32
Sense
Open
No
No
Recycle VCCL
Single
UV Latch
PHSOUT
Control
Pulses
Open
8
Table 5 Shows IR3504 system fault responses
pulled-up to
Rosc pins
IINx and
VCCL**
Voltage
Over
Both
Yes,
No
System Fault Table
Blanking
Disable
250ns
Time
Both
Yes
Yes
Yes
VID_OFF
Single
SVID
No
SS discharge below 0.2V
SS Latch
(VCCL)
UVLO
Both
No
No
PHSOUT
Pulses*
Before
OC
July 28, 2009
Single
Discharge
Threshold
SS/DELx
IR3504
After
OC
UVLO
(Vout)
Single
No
No
No
No
No