ADT7460ARQZ ON Semiconductor, ADT7460ARQZ Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
ADT7460ARQZ
Manufacturer Part Number
ADT7460ARQZ
Description
IC REMOTE THRML/FAN CTRLR 16QSOP
Manufacturer
ON Semiconductor
Series
dBCool®r
Specifications of ADT7460ARQZ
Function
Fan Control, Temp Monitor
Topology
ADC, Comparator, Multiplexer, Register Bank
Sensor Type
External & Internal
Sensing Temperature
-40°C ~ 120°C, External Sensor
Output Type
SMBus™
Output Alarm
No
Output Fan
Yes
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 120°C
Mounting Type
Surface Mount
Package / Case
16-QSOP
Full Temp Accuracy
+/- 3 C
Digital Output - Bus Interface
Serial (3-Wire)
Maximum Operating Temperature
+ 120 C
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADT7460ARQZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADT7460ARQZ-REEL
Manufacturer:
ST
Quantity:
16
ADT7460
Parameter
DIGITAL INPUT LOGIC LEVELS (TACH INPUTS)
DIGITAL INPUT LOGIC LEVELS (THERM)
DIGITAL INPUT CURRENT
SERIAL BUS TIMING
1
2
3
4
5
6
All voltages are measured with respect to GND, unless otherwise specified.
Logic inputs accept input high voltages up to V
Timing specifications are tested at logic levels of V
Typicals are at T
The delay is the time between the round robin finishing one set of measurements and starting the next.
Guaranteed by design, not production tested.
Input High Voltage, V
Input Low Voltage, V
Hysteresis
Input High Voltage, V
Input Low Voltage, V
Input High Current, I
Input Low Current, I
Input Capacitance, C
Clock Frequency, f
Glitch Immunity, t
Bus Free Time, t
Start Setup Time, t
Start Hold Time, t
SCL Low Time, t
SCL High Time, t
SCL, SDA Rise Time, t
SCL, SDA Fall Time, t
Data Setup Time, t
Detect Clock Low Timeout, t
SDA
SCL
1, 2, 3
A
= 25°C and represent the most likely parametric norm.
P
t
BUF
BUF
LOW
HIGH
6
HD;STA
SW
SCLK
SU;STA
SU;DAT
S
IL
F
IH
IN
IL
IL
R
IH
IH
t
HD; STA
TIMEOUT
t
LOW
t
R
t
MAX
HD; DAT
IL
even when the device is operating down to V
= 0.8 V for a falling edge and at V
t
HIGH
Figure 2. Serial Bus Timing Diagram
t
F
t
SU; DAT
Rev. C | Page 4 of 52
Min
2.0
−0.3
1.7
−1
1.3
0.6
0.6
1.3
0.6
100
15
Typ
0.5
5
IH
= 2.0 V for a rising edge.
4
S
MIN
Max
5.5
+0.8
0.8
+1
400
50
300
300
35
.
t
SU; STA
t
HD; STA
Unit
V
V
V
V
V p-p
V
V
µA
µA
pF
kHz
ns
µs
µs
µs
µs
µs
ns
µs
ns
ms
Test Conditions/Comments
Maximum input voltage
Minimum input voltage
V
V
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
Can be optionally disabled
IN
IN
= V
= 0
CC
t
SU; STO
P