L6701 STMicroelectronics, L6701 Datasheet - Page 17

IC CTRLR 3PH VR10/9/K8 PWRSO-36

L6701

Manufacturer Part Number
L6701
Description
IC CTRLR 3PH VR10/9/K8 PWRSO-36
Manufacturer
STMicroelectronics
Datasheet

Specifications of L6701

Applications
Controller, Intel VR9, VR10, K8
Voltage - Input
12V
Number Of Outputs
3
Voltage - Output
0.8 ~ 1.85 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
36-PowerSOIC
Output Voltage
0.8 V to 1.85 V
Output Current
1.5 A
Switching Frequency
110 KHz
Mounting Style
SMD/SMT
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L6701
Manufacturer:
ST
0
Part Number:
L6701-TR
Manufacturer:
ST
0
L6701
7
7.1
Configuring the Device: DAC Selection
Multiple DACs need to be configured before the system start-up by programming the apposite
pin DAC_SEL. The embedded DAC allows to regulate the output voltage with a tolerance of
±0.7% recovering from offsets and manufacturing variations. In case of selecting VR9 and
VR10 Mode, the device automatically introduces a -19mV offset to the regulated voltage (see
Table 5
accuracy and, as a consequence, the calculated system TOB. In case of selecting the K8 DAC,
VID5 gives the option to introduce +25mV offset to the regulation (See
Output voltage is programmed through the VID pins: they are inputs of an internal DAC that is
realized by means of a series of resistors providing a partition of the internal voltage reference.
The VID code drives a multiplexer that selects a voltage on a precise point of the divider. The
DAC output is delivered to an amplifier obtaining the voltage reference available on REF_OUT.
According to the selected DAC, the device also changes the protection thresholds as a
consequence of different CPU specifications, see
Table 8.
Single-Wire CPU Automatic Detection
L6701 has been designed to automatically detect the Intel CPU connected by monitoring the
DAC_SEL pin status at the start-up so modifying the DAC table accordingly (see
fact, by directly connecting the DAC_SEL pin with #BOOTSEL pin of the CPU, the controller
automatically recognize the different technology steps of the CPU so modifying the DAC table
accordingly.
See CPU related documentation for further details about compatibility.
82kΩ to GND
DAC_SEL
OPEN
GND
and
L6701 Configuration
Table
6) in order to avoid any external offset circuitry to worsen the guaranteed
AMD K8 +25mV (Driven by VID5)
OPERATIVE MODE
Intel VR10 -19mV
Intel VR9 -19mV
Table 8
OVP & Pre-
for details.
1.9V Fixed
1.9V Fixed
2.1V Fixed
7 Configuring the Device: DAC Selection
OVP
Table
-400mV
-400mV
-400mV
UVP
7).
Table
PGOOD
-230mV
-230mV
SSEND
8). In
17/44

Related parts for L6701