KIT33880DWBEVB Freescale Semiconductor, KIT33880DWBEVB Datasheet - Page 17

• Manufacturer Part Number: KIT33880DWBEVB
• Description: KIT EVAL FOR MC33880 8X SW W/SPI
• Manufacturer: Freescale Semiconductor

Specifications of KIT33880DWBEVB

• Main Purpose: Power Management, High & Low Side Driver (Internal FET)
• Embedded: No
• Utilized Ic / Part: MC33880
• Primary Attributes: 8 Configurable High/Low FETs, 5.5 ~ 24.5V, 0.8 ~ 2A, 0.55 Ohm
• Secondary Attributes: SPI Interface, Reverse Battery, Temperature, Short Circuit, Current Limit Protection
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

POWER CONSUMPTION
one operational mode. In the sleep mode (V
current consumed by the VPWR pin is less than 25 μA. To
place the 33880 in the sleep mode, turn all outputs off, then
remove power from VDD and the EN (enable) input pin. Prior
to removing power from the device, it is recommended all
control inputs from the microcontroller are low. During normal
operation, 4.0 mA will be drawn from the V
12 mA from the V
PARALLELING OF OUTPUTS
of any combination of outputs together. R
have an inherent positive temperature coefficient, providing
balanced current sharing between outputs without
destructive operation. The device can even be operated with
all outputs tied together. This mode of operation may be
desirable in the event the application requires lower power
dissipation or the added capability of switching higher
currents. Performance of parallel operation results in a
corresponding decrease in R
open load detect currents and the output current limits
increase correspondingly (by a factor of eight if all outputs are
paralleled). Paralleling outputs from two or more different IC
devices are possible but not recommended.
FAULT LOGIC OPERATION
over other devices using SPI communications. As command
word one is being written into the shift register, a fault status
word is being simultaneously written out and received by the
MCU. Regardless of the configuration, with no outputs
faulted, all status bits being received by the MCU will be zero.
When outputs are faulted (off state open circuit or on state
short circuit / overtemperature), the status bits being received
by the MCU will be one. The distinction between open circuit
fault and short circuit / overtemperature is completed via the
command word. For example, when a zero command bit is
sent and a one fault is received in the following word, the fault
is open / short-to-battery for high-side drive or open / short to
ground for low-side drive. In the same manner, when a one
command bit is sent and a one fault is received in the
following word the fault is a short-to-ground / overtemperature
for high-side drive or short-to-battery / overtemperature for
low-side drive. The timing between two write words must be
greater than 300 μs to allow adequate time to sense and
report the proper fault status.
SPI INTEGRITY CHECK
communication with the initial power-up of the VDD and EN
pins. After initial system start-up or reset, the MCU will write
one 16-bit pattern to the 33880. The first eight bits read by the
MCU will be the fault status of the outputs, while the second
eight bits will be the first byte of the bit pattern. Bus integrity
is confirmed by the MCU receiving the same bit pattern it
Analog Integrated Circuit Device Data
Freescale Semiconductor
The 33880 device has been designed with one sleep and
Using MOSFETs as output switches allows the connection
Fault logic of the 33880 device has been greatly simplified
It is recommended that one check the integrity of the SPI
PWR
supply.
DS(ON)
while the outputs OFF
DS(ON)
DD
DD
supply and
of MOSFETs
≤ 2.0 V), the
sent. Please note that the second byte the MCU sends to the
device is the command byte and will be transferred to the
outputs with rising edge of
OVERTEMPERATURE FAULT
specifically incorporated for each individual output. The
shutdown following an overtemperature condition is
independent of the system clock or any other logic signal.
Each independent output shuts down at 155
When an output shuts down due to an overtemperature fault,
no other outputs are affected. The MCU recognizes the fault
by a one in the fault status register. After the 33880 device
has cooled below the switch point temperature and 15
hysteresis, the output will activate unless told otherwise by
the MCU via SPI to shut down.
OVERVOLTAGE FAULT
device to shut down all outputs until the overvoltage condition
is removed. When the overvoltage condition is removed, the
outputs will resume their previous state. This device does not
detect an overvoltage on the VDD pin. The overvoltage
threshold on the VPWR pin is specified as 25 V to 30 V with
1.0 V typical hysteresis. A VPWR overvoltage detect is
global, causing all outputs to be turned OFF.
OUTPUT OFF OPEN LOAD FAULT
reporting of an open load when the corresponding output is
disabled (input bit programmed to a logic low state). The
output OFF open load fault is detected by comparing the
drain-to-source voltage of the specific MOSFET output to an
internally generated reference. Each output has one
dedicated comparator for this purpose.
to-source voltage is less than the output threshold voltage
(V
load open in the OFF state when the V
connected from drain to source of the output MOSFET. This
prevents either configuration of the driver from having a
floating output. To achieve low sleep mode quiescent
currents, the open load detect current source of each driver
is switched off when V
a false output OFF open load fault may be triggered. To
prevent this false fault from being reported, an internal fault
filter of 100 μs to 300 μs is incorporated. A false fault
reporting is a function of the load impedance, R
of the MOSFET, as well as the supply voltage, V
rising edge of
timer will time out before the fault comparator is enabled and
the fault is detected. Once the condition causing the open
load fault is removed, the device will resume normal
operation. The open load fault however, will be latched in the
output DO register for the MCU to read.
THRES
Overtemperature detect and shutdown circuits are
An overvoltage condition on the VPWR pin will cause the
An output OFF open load fault is the detection and
An output off open load fault is indicated when the drain-
This device has an internal 650 μA current source
During output switching, especially with capacitive loads,
) of 1.0 V to 3.0 V. Hence, the 33880 will declare the
CS
triggers the built-in fault delay timer. The
DD
is removed.
FUNCTIONAL DEVICE OPERATION
CS
.
OPERATIONAL MODES
DS
is less than 1.0 V.
°
C to 185
DS(ON)
PWR
. The
, C
°
°
C.
C
33880
OUT
17