STEVAL-MKI064V1 STMicroelectronics, STEVAL-MKI064V1 Datasheet - Page 32
![BOARD ADAPTER LSM303DLH DIL24](/photos/37/60/376030/image_steval-mki064v1_sml.jpg)
STEVAL-MKI064V1
Manufacturer Part Number
STEVAL-MKI064V1
Description
BOARD ADAPTER LSM303DLH DIL24
Manufacturer
STMicroelectronics
Series
MEMSr
Datasheets
1.STEVAL-MKI009V1.pdf
(42 pages)
2.STEVAL-MKI063V1.pdf
(47 pages)
3.STEVAL-MKI064V1.pdf
(4 pages)
Specifications of STEVAL-MKI064V1
Sensor Type
Accelerometer and Magnetometer
Sensing Range
±2g, 4g, 8g, ±1.3 ~ 8.1 gauss
Interface
I²C
Sensitivity
1 ~ 3.9 mg/Digit, ±0.01%/°C
Embedded
No
Utilized Ic / Part
LSM303DLH
Sensing Axis
Double Axis
Output Type
Digital
Interface Type
USB
For Use With
497-10682 - MOTEHRBOARD MEMS ADAPTER STM32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
LPR5xxxAL, LPY5xxxAL, LY5xxxAL
Other names
497-10689
Registers description
9.1.4
32/47
Table 27.
Table 28.
CTRL_REG4_A (23h)
Table 29.
Table 30.
IHL
PP_OD
LIR2
I2_CFG1,
I2_CFG0
LIR1
I1_CFG1,
I1_CFG0
BDU
BLE
FS1, FS0
STsign
ST
BDU
I1(2)_CFG1
0
0
1
1
CTRL_REG3_A description
Data signal on INT 1 and INT 2 pad
CTRL_REG4_A register
CTRL_REG4_A description
Block data update. Default value: 0
(0: continuos update; 1: output registers not updated between MSB and LSB reading)
Big/little endian data selection. Default value 0.
(0: data LSB @ lower address; 1: data MSB @ lower address)
Full-scale selection. Default value: 00.
(00: ±2 g; 01: ±4 g; 11: ±8 g)
Self-test sign. Default value: 00.
(0: self-test plus; 1 self-test minus)
Self-test enable. Default value: 0.
(0: self-test disabled; 1: self-test enabled)
BLE
Interrupt active high, low. Default value: 0
(0: active high; 1:active low)
Push-pull/open drain selection on interrupt pad. Default value 0.
(0: push-pull; 1: open drain)
Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by
reading INT2_SRC itself. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
Data signal on INT 2 pad control bits. Default value: 00.
(see table below)
Latch interrupt request on INT1_SRC register, with INT1_SRC register cleared by
reading INT1_SRC register. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
Data signal on INT 1 pad control bits. Default value: 00.
(see table below)
FS1
I1(2)_CFG0
Doc ID 16941 Rev 1
0
1
0
1
FS0
STsign
Interrupt 1 source OR interrupt 2 source
Interrupt 1 (2) source
0
INT 1(2) Pad
Boot running
Data ready
ST
LSM303DLH
---