M5271EVB Freescale Semiconductor, M5271EVB Datasheet - Page 11

• Manufacturer Part Number: M5271EVB
• Description: BOARD EVAL FOR MCF5270/71
• Manufacturer: Freescale Semiconductor

Specifications of M5271EVB

• Processor To Be Evaluated: MCF5271
• Interface Type: RS-232, Ethernet
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

5.7.1.2
See the SDRAM controller module chapter in the MCF5271 Reference Manual for details on address
multiplexing.
5.7.2
The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10
Mbps Ethernet. The interface mode is selected by R_CNTRL[MII_MODE]. In MII mode, the 802.3
standard defines and the FEC module supports 18 signals. These are shown in
Freescale Semiconductor
SD_SRAS
SD_SCAS
DRAMW
SD_CS[1:0]
SD_CKE
BS[3:0]
CLKOUT
Signal
Ethernet PHY Transceiver Connection
Address Multiplexing
Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be
latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM
SD_SRAS. Do not confuse SD_SRAS with the DRAM controller’s SD_CS[1:0], which should not
be interfaced to the SDRAM SD_SRAS signals.
Synchronous column address strobe. Indicates a valid column address is present and can be
latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled
SD_SCAS on the SDRAM.
DRAM read/write. Asserted for write operations and negated for read operations.
Row address strobe. Select each memory block of SDRAMs connected to the MCF5271. One
SD_CS signal selects one SDRAM block and connects to the corresponding CS signals.
Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of
SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can
enter a power-down mode where operations are suspended or they can enter self-refresh mode.
SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing,
setting COC allows SD_CKE to provide command-bit functionality.
Column address strobe. For synchronous operation, BS[3:0] function as byte enables to the
SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
Bus clock output. Connects to the CLK input of SDRAMs.
MCF5271 Integrated Microprocessor Hardware Specification, Rev. 4
Transmit clock
Transmit enable
Transmit data
Transmit error
Collision
Carrier sense
Receive clock
Receive enable
Receive data
Table 3. Synchronous DRAM Signal Connections
Signal Description
Table 4. MII Mode
Description
ETXCLK
ETXEN
ETXD[3:0]
ETXER
ECOL
ECRS
ERXCLK
ERXDV
ERXD[3:0]
MCF5271 Pin
Table
Design Recommendations
4.
11