ATTINY461-20MU Atmel, ATTINY461-20MU Datasheet - Page 91

• Manufacturer Part Number: ATTINY461-20MU
• Description: IC AVR MCU 4K 20MHZ 32-QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY461-20MU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Processor Series: ATTINY4x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: 2-Wire, SPI, USI
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 16
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 11 Channel
• For Use With: ATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIPATAVRBC100 - REF DESIGN KIT BATTERY CHARGER770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.2.5
2588E–AVR–08/10
Definitions
TCCR1A, TCCR1B, TCCR1C, TCCR1D, OCR1A, OCR1B, OCR1C and OCR1D can be read
back right after writing the register. The read back values are delayed for the Timer/Counter1
(TCNT1) register, Timer/Counter1 High Byte Register (TC1H) and flags (OCF1A, OCF1B,
OCF1D and TOV1), because of the input and output synchronization.
The system clock frequency must be lower than half of the PCK frequency, because the syn-
chronization mechanism of the asynchronous Timer/Counter1 needs at least two edges of the
PCK when the system clock is high. If the frequency of the system clock is too high, it is a risk
that data or control values are lost.
Figure 12-2. Timer/Counter1 Synchronization Register Block Diagram.
Many register and bit references in this section are written in general form. A lower case “n”
replaces the Timer/Counter number, in this case 0. A lower case “x” replaces the Output Com-
pare Unit, in this case Compare Unit A, B, C or D. However, when using the register or bit
defines in a program, the precise form must be used, i.e., TCNT1 for accessing Timer/Counter1
PCKE
CK
PCK
SYNC
MODE
ASYNC
MODE
IO-registers
OCR1B
OCF1A
OCR1A
OCR1C
OCR1D
TCCR1A
TCCR1B
TCCR1C
TCCR1D
TCNT1
TC1H
OCF1B
OCF1D
TOV1
~1/2 CK Delay
1/2 CK Delay
S
A
Input synchronization
registers
OCR1A_SI
OCR1B_SI
OCR1C_SI
OCR1D_SI
TCCR1A_SI
TCCR1B_SI
TCCR1C_SI
TCCR1D_SI
TCNT1_SI
TC1H_SI
OCF1A_SI
OCF1B_SI
OCF1D_SI
TOV1_SI
1 PCK Delay
1 CK Delay
S
A
8-BIT DATABUS
Timer/Counter1
TCNT1
1 CK Delay
1 PCK Delay
Output synchronization
registers
TCNT1_SO
TC1H_SO
OCF1A_SO
OCF1B_SO
OCF1D_SO
TOV1_SO
1/2 CK Delay
~1 CK Delay
TCNT1
TC1H
OCF1A
OCF1B
OCF1D
TOV1
91