EP9315-CBZ Cirrus Logic Inc, EP9315-CBZ Datasheet - Page 261

• Manufacturer Part Number: EP9315-CBZ
• Description: IC ARM9 SOC ENH UNIV 352PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-CBZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 352-BGA
• Controller Family/series: (ARM9)
• No. Of I/o's: 16
• Cpu Speed: 200MHz
• No. Of Timers: 5
• Digital Ic Case Style: BGA
• Supply Voltage Range: 1.65V To 1.94V, 3V To 3.6V
• Embedded Interface Type: SPI
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• Case: BGA
• Dc: 06+
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1139

VSigStrtStop
DS785UM1
31
15
Address: 0x8003_0208
Default: 0x0000_0000
Definition: Vertical Signature Bounds Start/Stop register
30
14
RSVD
RSVD
29
13
28
12
CLKEN:
BLANK:
HSYNC:
VSYNC:
PEN:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Clock Enable - Read/Write
Writing a ‘1’ to this bit enables the CLKEN control for
calculation in the video signature.
Writing a ‘0’ to this bit disables the CLKEN control for
calculation in the video signature.
Blank - Read/Write
Writing a ‘1’ to this bit enables the BLANK output for
calculation in the video signature.
Writing a ‘0’ to this bit disables the BLANK output for
calculation in the video signature.
Horizontal Synchronization - Read/Write
Writing a ‘1’ to this bit enables the HSYNC output for
calculation in the video signature.
Writing a ‘0’ to this bit disables the HSYNC output for
calculation in the video signature.
Vertical Synchronization - Read/Write
Writing a ‘1’ to this bit enables the VSYNC output for
calculation in the video signature.
Writing a ‘0’ to this bit disables the VSYNC output for
calculation in the video signature.
Pixel Bits Enable - Read/Write
Writing ‘1’s to these bits enables respective pixel bits for
calculation in the video signature.
Writing ‘0’s to these bits disables respective pixel bits for
calculation in the video signature.
Raster Engine With Analog/LCD Integrated Timing and Interface
24
8
23
7
22
6
STOP
STRT
21
5
20
4
19
3
EP93xx User’s Guide
18
2
17
1
16
7-79
0
7