PIC18F67K90-I/MRRSL Microchip Technology, PIC18F67K90-I/MRRSL Datasheet - Page 276

MCU PIC 128K FLASH XLP 64QFN

PIC18F67K90-I/MRRSL

Manufacturer Part Number
PIC18F67K90-I/MRRSL
Description
MCU PIC 128K FLASH XLP 64QFN
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr

Specifications of PIC18F67K90-I/MRRSL

Core Size
8-Bit
Program Memory Size
128KB (64K x 16)
Core Processor
PIC
Speed
64MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
53
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VFQFN, Exposed Pad
Controller Family/series
PIC18
Eeprom Memory Size
1024Byte
Ram Memory Size
3828Byte
Cpu Speed
16MIPS
No. Of Timers
11
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
4 KB
Interface Type
I2C, SPI, EUSART
Maximum Clock Frequency
64 MHz
Number Of Programmable I/os
53
Number Of Timers
11
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
DM163030, DM180021, DM183026-2, DM183032, DV164131, MA180027
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIC18F87K90 FAMILY
The
functions of the port pins. Setting the segment enable
bit for a particular segment configures that pin as an
LCD driver. There are six LCD Segment Enable
registers, as shown in Table 20-1. The prototype
LCDSEx register is shown in Register 20-5.
TABLE 20-1:
REGISTER 20-5:
DS39957B-page 276
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7-0
SE(n + 7)
R/W-0
LCDSE5:LCDSE0
Register
LCDSE0
LCDSE1
LCDSE2
LCDSE3
LCDSE4
LCDSE5
SE(n + 7):SE(n): Segment Enable bits
For LCDSE0: n = 0
For LCDSE1: n = 8
For LCDSE2: n = 16
For LCDSE3: n = 24
For LCDSE4: n = 32
For LCDSE5: n = 40
1 = Segment function of the pin is enabled, digital I/O is disabled
0 = I/O function of the pin is enabled
SE(n + 6)
LCDSE REGISTERS AND
ASSOCIATED SEGMENTS
R/W-0
LCDSEx: LCD SEGMENTx ENABLE REGISTER
registers
RC<7:6>, RG4, RF<7:6>)
31:24 (RE7, RB0, RB5,
23:16 (RF<5:1>, RA1,
W = Writable bit
‘1’ = Bit is set
15:8 (RA<5:4>, RC2,
SE(n + 5)
47:40 (RH<0:3>,
39:32 (RJ<4:7>,
RC5, RB<4:1>)
RJ<3:1>, RC1)
R/W-0
7:0 (RD<7:0>)
Segments
RC<4:3>)
RH<7:4>)
configure
SE(n + 4)
R/W-0
Preliminary
the
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
SE(n + 3)
R/W-0
Once the module is initialized for the LCD panel, the
individual bits of the LCDDATA23:LCDDATA0 registers
are cleared or set to represent a clear or dark pixel,
respectively.
Specific sets of LCDDATA registers are used with
specific segments and common signals. Each bit
represents a unique combination of a specific segment
connected to a specific common.
Individual LCDDATA bits are named by the convention,
“SxxCy”, with “xx” as the segment number and “y” as
the common number. The relationship is summarized
in Table 20-2. The prototype LCDDATAx register is
shown in Register 20-6.
Note:
Note:
The LCDSE5:LCDSE4 registers are not
implemented in PIC18F6XK90 devices.
In PIC18F6XK90 devices, writing into the
registers,
LCDDATA10, LCDDATA11, LCDDATA16,
LCDDATA17,
LCDDATA23, will not affect the status of
any pixel. These registers can be used as
general purpose registers.
SE(n + 2)
R/W-0
 2010 Microchip Technology Inc.
LCDDATA4,
x = Bit is unknown
SE(n + 1)
R/W-0
LCDDATA22
LCDDATA5,
R/W-0
SE(n)
bit 0
and

Related parts for PIC18F67K90-I/MRRSL