HSP50415EVAL1 Intersil, HSP50415EVAL1 Datasheet - Page 18

• Manufacturer Part Number: HSP50415EVAL1
• Description: EVALUATION BOARD HSP50415VI
• Manufacturer: Intersil
• Type: Modulator, Demodulatorr

Specifications of HSP50415EVAL1

• For Use With/related Products: HSP50415
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

When writing to the constellation map RAM, when the word
select counter is equal to 0 and a memUpdate strobe occurs,
memBuf<71:64> data is written to memAddr<7:0> of the
constellation map RAM.
When reading back the memories, The sequence is similar
to reading back the Control Words, except the uPI
addresses written to are different. When reading back the
I/Q channel coefficient memories, 9 bytes (72-bits) of data
are read per memory address, the constellation map RAM
contains 1 byte of data per address, while the FIFO RAM
contains 4 bytes of data per address. An internal byte
counter takes care of which byte is being read out with a
write to address 6 with the memory address to be read back
ADDR <2:0>
ADDR<2:0>
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
4
6
6
7
7
7
7
7
7
7
7
7
0x24
0x00
0x12 (memAddr)
0x12 (memAddr)
memData[18][7:0]
memData[18][15:8]
memData[18][23:16]
memData[18][31:24]
memData[18][39:32]
memData[18][47:40]
memData[18][55:48]
memData[18][63:56]
memData[18][71:64]
WR/RD
wr
wr
wr
wr
wr
wr
wr
wr
rd
rd
rd
rd
rd
rd
rd
rd
CDATA<7:0>
Write to MasterReg<7:0> (CDATA<7:0> -> MasterReg<7:0>)
Write to MasterReg<15:8> (CDATA<7:0> -> MasterReg<15:8>)
Write to MasterReg<23:16> (CDATA<7:0> -> MasterReg<23:16>)
Write to MasterReg<31:24> (CDATA<7:0> -> MasterReg<31:24>)
Download MasterReg<31:0> -> Control Word x (x=CDATA<4:0>)
Write address of Control Word to be read back (CDATA<4:0> -> addrReg<4:0>)
Write address of Accessed Memory to be read back (CDATA<7:0> -> memAddr<7:0>)
Increment Memory Address Read Back Byte Counter (byteCount<3:0>)
Read ControlWordx<7:0> (x=addrReg<4:0>)
Read ControlWordx<15:8> (x=addrReg<4:0>)
Read ControlWordx<23:16> (x=addrReg<4:0>)
Read ControlWordx<31:24> (x=addrReg<4:0>)
Read byte # of MemWord<x> (x=memAddr<7:0>, byte # =byteCount<3:0>)
Read byte # of MemWord<x> (x=memAddr<7:0>, byte # =byteCount<3:0>)
Read byte # of MemWord<x> (x=memAddr<7:0>, byte # =byteCount<3:0>)
Read byte # of MemWord<x> (x=memAddr<7:0>, byte # =byteCount<3:0>)
TABLE 11. EXAMPLE SEQUENCE OF WRITES TO READ I COEFFICIENT RAM
TABLE 12. MICROPROCESSOR INTERFACE ADDRESS SPACE DEFINITIONS
18
CE
0
0
0
0
0
0
0
0
0
0
0
0
0
RD
1
1
1
1
0
0
0
0
0
0
0
0
0
HSP50415
WR
1
1
1
1
1
1
1
1
1
1
1
1
1
INTERNAL OPERATION
write to MasterReg<7:0>
MasterReg<7:0> -> cntlWord0<7:0>
write to memReadAddr<7:0>
write to memReadAddr<7:0>
read memData[18] byte 0
read memData[18] byte 1
read memData[18] byte 2
read memData[18] byte 3
read memData[18] byte 4
read memData[18] byte 5
read memData[18] byte 6
read memData[18] byte 7
read memData[18] byte 8
will reset the byte counter to 0. A write to address 7 will
increment the byte counter so the WR clock must be pulsed
during the memory reads in order to increment the byte
counter. Table 11 defines the sequence of writes/reads
necessary to read back the I channel coefficient memory
data at memory address 0x12.
The constellation map RAM and the FIFO RAM are read
back in a similar manner with fewer writes to address 7 since
fewer bytes per address are read back.
A synopsis of the uPI address space functions is shown in
Table 12, with Tables 13 through 32 providing detailed
descriptions.
INTERNAL OPERATION
COUNT<3:0>
MEM BYTE
April 23, 2007
xx
xx
0
0
0
1
2
3
4
5
6
7
8
FN4559.6