LM93CIMT National Semiconductor, LM93CIMT Datasheet - Page 79

no-image

LM93CIMT

Manufacturer Part Number
LM93CIMT
Description
Microprocessor Support IC
Manufacturer
National Semiconductor
Datasheets

Specifications of LM93CIMT

Peak Reflow Compatible (260 C)
No
Supply Voltage Max
3.6V
Leaded Process Compatible
No
Supply Voltage Min
3V
Operating Temperature Min
0��C
Package / Case
56-TSSOP
Operating Temperature Max
85°C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM93CIMT
Manufacturer:
NSC
Quantity:
101
Part Number:
LM93CIMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LM93CIMT/NOPB
Manufacturer:
Intersil
Quantity:
169
Part Number:
LM93CIMTX
Quantity:
179
Part Number:
LM93CIMTX
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM93CIMTX/NOPB
Manufacturer:
NSC
Quantity:
400
Register
Address
16.0 Registers
16.8.25 Register E3h LM93 Configuration
E3h
Read/
Write
R/W
Lock
x
X
Configuration
Register
6:5
Bit
0
1
2
3
4
7
Name
LM93
(Continued)
ALERT_EN
PROCHOT
READY
START
P1P2_
GMSK
Name
LOCK
RES
READY
Bit 7
Bit 6
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
RES
Bit 5
When this bit is 0, the LM93 operates in basic mode.
All error events are masked. The auto fan control
algorithm is disabled. Both PWMs are set to 0%, but
the Fan Boost function operates based on default
limits. All monitoring functions are active and the
value registers are updated.
Once this bit is set, error events are no longer
globally masked, and the auto-fan control algorithm is
enabled. Fan boost uses the programmed values
instead of the defaults.
It is expected that all limit and setup registers are set
by BIOS or application software prior to setting this
bit.
Setting this bit locks all registers and register bits that
are indicated as lockable. Lockable registers have an
“x” in the Lock column of their description. This
register is locked once it is set. This bit can only be
cleared by an external device asserting RESET.
Global Mask
When this bit is set by software, all error events are
masked. Setting this bit does not effect any other
mask registers or value registers.
When this bit is set, the ALERT output is enabled. If
this bit is cleared, the ALERT output is disabled.
In some configurations it may be required to have
both processors throttling at the same rate. When this
bit is set, the LM93 connects P1_PROCHOT to
P2_PROCHOT. If P1_PROCHOT and P2_PROCHOT
are already shorted by some other means, this bit
should NOT be set. Doing so would cause both
PROCHOT signals to be stuck low until this bit is
cleared.
Reserved
The LM93 sets this bit automatically after valid data
has been collected for all temperatures and voltages.
Software should not use any temperature or voltage
values until this bit has been set.
79
PROCHOT
P1P2_
Bit 4
Description
ALERT
Bit 3
_EN
GMSK
Bit 2
LOCK
Bit 1
START
Bit 0
www.national.com
Default
Value
00h

Related parts for LM93CIMT