SAA7118H NXP Semiconductors, SAA7118H Datasheet - Page 72

SAA7118H

Manufacturer Part Number
SAA7118H
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAA7118H

Adc/dac Resolution
9b
Screening Level
Commercial
Package Type
PQFP
Pin Count
160
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7118H
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7118H/V1
Manufacturer:
PHI-PBF
Quantity:
62
Part Number:
SAA7118H/V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7118H/V1,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
NXP Semiconductors
SAA7118_7
Product data sheet
9.4.1.1 Power state
9.4.1.2 Video decoder
9.4.1 Interrupt flags
9.4 Interrupt handling
The pins for line and field timing reference signals are RTCO, RTS1 and RTS0. Various
real-time status information can be selected for the RTS pins. The signals are always
available (output) and reflect the synchronization operation of the decoder part in the
SAA7118. The function of the RTS1 and RTS0 pins can be defined by bits RTSE1[3:0]
12h[7:4] and RTSE0[3:0] 12h[3:0].
Table 27.
[1]
The pin INT_A is an open-drain output (active LOW). All flags can be independently
enabled. For the default setting all flags are disabled after reset. For the description of
interrupt mask registers; see
PRDON: a power fail has been detected during normal operation, the device needs
re-programming.
INTL: interlaced/non-interlaced source detected.
HLCK: horizontal PLL state changed (locked
HLVLN: vertical lock state changed (locked
Symbol
Crystal oscillator
XTALI
XTALO
XTOUT
Real-time signals (RT port)
LLC
LLC2
RTCO
RTS0
RTS1
Pin numbers for QFP160 in parenthesis.
Pin
B4
(155)
A3
(156)
A2
(158)
P4
(46)
N5
(48)
L10
(71)
M10
(69)
N10
(70)
Clock and real-time synchronization signals
[1]
I/O
I
O
O
O
O
O
O
O
Description
input for crystal oscillator or reference clock
output of crystal oscillator
reference (crystal) clock output drive (optional)
line-locked clock, nominal 27 MHz, double pixel
clock locked to the selected video input signal
line-locked pixel clock, nominal 13.5 MHz
real-time control output, transfers real-time status
information supporting RTC level 3.1 (see
document “RTC Functional Description” , available
on request)
real-time status information line 0, can be
programmed to carry various real-time
information; see
real-time status information line 1, can be
programmed to carry various real-time
information; see
Rev. 07 — 7 July 2008
Section
Multistandard video decoder with adaptive comb filter
10.4.
Table 56
Table 57
unlocked).
unlocked).
Bit
-
-
XTOUTE[14h[3]]
-
-
-
RTSE0[3:0] 12h[3:0]
RTSE1[3:0] 12h[7:4]
SAA7118
© NXP B.V. 2008. All rights reserved.
72 of 177

Related parts for SAA7118H