MCIMX255AJM4A Freescale, MCIMX255AJM4A Datasheet - Page 58

• Manufacturer Part Number: MCIMX255AJM4A
• Manufacturer: Freescale

Specifications of MCIMX255AJM4A

• Lead Free Status / RoHS Status: Compliant

1
58
SD11 and SD12 are determined by SDRAM controller register settings.
SD11
SD12
SD13
SD14
SD1
SD2
SD3
SD4
SD5
SD6
SD7
ID
ADDR
RAS
CAS
SDCLK
WE
SDCLK
CS
SD6
SDRAM clock high-level width
SDRAM clock low-level width
SDRAM clock cycle time
CS, RAS, CAS, WE, DQM, CKE setup time
CS, RAS, CAS, WE, DQM, CKE hold time
Address setup time
Address hold time
Precharge cycle period
Active to read/write command delay
Data setup time
Data hold time
BA
i.MX25 Applications Processor for Automotive Products, Rev. 4
SD7
Table 43. SDR SDRAM Write Timing Parameters
Figure 27. SDRAM Refresh Timing Diagram
SD11
1
Parameter
1
SD10
SD1
SD3
Symbol
tCMS
tCMH
tRCD
tCH
tCK
tAH
tRP
tDS
tDH
tCL
tAS
SD2
SD10
Min.
3.4
7.5
2.0
2.0
1.8
2.0
3.4
1.8
1.3
ROW/BA
1
1
Freescale Semiconductor
Max.
4.1
4.1
—
—
—
—
—
—
—
4
8
clock
clock
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns