XE8801AMI000WP Semtech, XE8801AMI000WP Datasheet - Page 83

no-image

XE8801AMI000WP

Manufacturer Part Number
XE8801AMI000WP
Description
SENSING MACHINE WITH 16 + 10 BIT
Manufacturer
Semtech
Datasheet

Specifications of XE8801AMI000WP

Applications
Sensing Machine
Core Processor
RISC
Program Memory Type
FLASH (22 kB)
Controller Series
XE8000
Ram Size
512 x 8
Interface
UART, USRT
Number Of I /o
24
Voltage - Supply
2.4 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
Die
For Use With
XE8000MP - PROG BOARD AND PROSTART2 CARD
Other names
Q2722595
15.5 Conditional edge detection 1
Condition 1 is satisfied when S0=1 at the falling edge of S1. The bit UsrtCond1 in RegUsrtCond1 is set when the
condition 1 is detected and the USRT interface is enabled (UsrtEnable=1). Condition 1 is asserted for both modes
(receiver and transmitter). The UsrtCond1 bit is read only and is cleared by all reset conditions and by writing any
data to its address.
Condition 1 occurrence also generates an interrupt on Irq_cond1.
15.6 Conditional edge detection 2
Condition 2 is satisfied when S0=1 at the rising edge of S1. The bit UsrtCond2 in RegUsrtCond2 is set when the
condition 2 is detected and the USRT interface is enabled. Condition 2 is asserted for both modes (receiver and
transmitter). The UsrtCond2 bit is read only and is cleared by all reset conditions and by writing any data to its
address.
Condition 2 occurrence also generates an interrupt on Irq_cond2.
15.7 Interrupts or polling
In receive mode, there are two possibilities to detect condition 1 or 2: the detection of the condition can generate
an interrupt or the registers can be polled (reading and checking the RegUsrtCond1 and RegUsrtCond2 registers
for the status of USRT communication).
© Semtech 2005
S1
S0
S1
S0
Figure 15-1: Condition 1
Figure 15-2: Condition 2
15-4
XE8801A – SX8801R
www.semtech.com

Related parts for XE8801AMI000WP