MC68MH360EM33L Freescale Semiconductor, MC68MH360EM33L Datasheet - Page 449

no-image

MC68MH360EM33L

Manufacturer Part Number
MC68MH360EM33L
Description
IC MPU QUICC ETHER 33MHZ 240FQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68MH360EM33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360EM33L
Manufacturer:
MOTOLOLA
Quantity:
319
Part Number:
MC68MH360EM33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.10.7.1 BD TABLE POINTER (RBASE, TBASE). The RBASE and TBASE entries define
the starting location in the dual-port RAM for the set of BDs for receive and transmit func-
tions of the SCC. This provides a great deal of flexibility in how BDs for an SCC are parti-
tioned. By selecting RBASE and TBASE entries for all SCCs, and by setting the W-bit in the
last BD in each BD list, the user may select how many BDs to allocate for the transmit and
receive side of every SCC. The user must initialize these entries before enabling the corre-
sponding channel. Furthermore, the user should not configure BD tables of two enabled
SCCs to overlap, or erratic operation will occur.
7.10.7.2 SCC FUNCTION CODE REGISTERS (RFCR, TFCR). There are eight separate
function code registers for the four SCC channels: four for receive data buffers (RFCRx) and
four for transmit data buffers (TFCRx). The FC entry contains the value that the user would
like to appear on the function code pins FC3–FC0 when the associated SDMA channel
accesses memory. It also controls the byte-ordering convention to be used in the transfers.
Receive Function Code Register
MOTOROLA
NOTE: The items in boldface should be initialized by the user.
SCC Base + 0C
SCC Base + 1C
SCC Base + 2C
SCC Base + 00
SCC Base + 02
SCC Base + 04
SCC Base + 05
SCC Base + 06
SCC Base + 08
SCC Base + 10
SCC Base + 12
SCC Base + 14
SCC Base + 18
SCC Base + 20
SCC Base + 22
SCC Base + 24
SCC Base + 28
SCC Base + 30
SCC Base + xx
Address
RBASE and TBASE should contain a value that is divisible by 8.
Table 7-5. SCC Parameter RAM Common to All Protocols
Freescale Semiconductor, Inc.
7
For More Information On This Product,
RSTATE
TSTATE
MRBLR
RBASE
RBPTR
TBASE
TBPTR
RCRC
Name
RFCR
TFCR
TCRC
6
MC68360 USER’S MANUAL
Go to: www.freescale.com
5
MOT
NOTE
4
Width
Word
Word
Word
Word
Word
Word
Word
Long
Long
Long
Long
Long
Long
Long
Long
Byte
Byte
3
Serial Communication Controllers (SCCs)
2
FC3–FC0
Rx BD Base Address
Tx BD Base Address
Rx Function Code
Tx Function Code
Maximum Receive Buffer Length
Rx Internal State
Rx Internal Data Pointer
Rx BD Pointer
Rx Internal Byte Count
Rx Temp
Tx Internal State
Tx Internal Data Pointer
Tx BD Pointer
Tx Internal Byte Count
Tx Temp
Temp Receive CRC
Temp Transmit CRC
First Word of Protocol-Specific Area
Last Word of Protocol-Specific Area
1
Description
0
7-125

Related parts for MC68MH360EM33L