TE28F256J3C125 Intel, TE28F256J3C125 Datasheet - Page 58

no-image

TE28F256J3C125

Manufacturer Part Number
TE28F256J3C125
Description
Manufacturer
Intel
Datasheet

Specifications of TE28F256J3C125

Cell Type
NOR
Density
256Mb
Access Time (max)
125ns
Interface Type
Parallel
Boot Type
Not Required
Address Bus
25/24Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
32M/16M
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TE28F256J3C125
Manufacturer:
INTEL
Quantity:
5 510
Part Number:
TE28F256J3C125
Manufacturer:
TSOP
Quantity:
4 800
Part Number:
TE28F256J3C125
Manufacturer:
MAXIM
Quantity:
13
Part Number:
TE28F256J3C125SL7HD
Manufacturer:
SANREX
Quantity:
210
256-Mbit J3 (x8/x16)
58
Table 31. Protection Register Information
Table 32. Burst Read Information
NOTE:
NOTE:
Offset
1. The variable P is a pointer which is defined at CFI offset 15h.
Offset
1. The variable P is a pointer which is defined at CFI offset 15h.
(P+10)h
(P+12)h
P = 31h
(P+11)h
P = 31h
(P+13)h
(P+14)h
(P+15)h
(P+E)h
(P+F)h
(1)
(1)
Length
Length
1
4
1
1
Number of Protection register fields in JEDEC ID space.
“00h,” indicates that 256 protection bytes are available
Protection Field 1: Protection Description
This field describes user-available One Time Programmable
(OTP) Protection Register bytes. Some are pre-programmed
with device-unique serial numbers. Others are user-
programmable. Bits 0-15 point to the Protection Register lock
byte, the section’s first byte. The following bytes are factory
pre-programmed and user-programmable.
bits 0-7 = Lock/bytes JEDEC-plane physical low address
bits 8-15 = Lock/bytes JEDEC-plane physical high address
bits 16-23 = “n” such that 2
bits 24-31 = “n” such that 2
Page Mode Read capability
bits 0–7 = “n” such that 2
of read-page bytes. See offset 28h for device word width to
determine page-mode data output width. 00h indicates no
read page buffer.
Number of synchronous mode read configuration fields that
follow. 00h indicates no burst capability.
Reserved for future use
(Optional Flash Features and Commands)
(Optional Flash Features and Commands)
Description
Description
n
HEX value represents the number
n
n
= factory pre-programmed bytes
= user-programmable bytes
Add.
3F:
40:
41:
42:
43:
Add.
44:
45:
46:
Code
Hex
--01
--80
--00
--03
--03
Code
Hex
--03
--00
Datasheet
8bytes
8bytes
Value
8 byte
Value
80h
00h
01
0

Related parts for TE28F256J3C125