ATtiny861 Atmel Corporation, ATtiny861 Datasheet - Page 131

• Manufacturer Part Number: ATtiny861
• Manufacturer: Atmel Corporation

Specifications of ATtiny861

• Flash (kbytes): 8 Kbytes
• Pin Count: 20
• Max. Operating Frequency: 20 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 8
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 16
• Ext Interrupts: 16
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 0.5
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 6
• Input Capture Channels: 1
• Pwm Channels: 6
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

13.3.5
13.3.6
2588E–AVR–08/10
Start Condition Detector
Clock speed considerations
If the slave is not able to receive more data it does not acknowledge the data byte it has last
received. When the master does a read operation it must terminate the operation by forcing the
acknowledge bit low after the last byte transmitted.
The start condition detector is shown in
to 300 ns) to ensure valid sampling of the SCL line. The start condition detector is only enabled
in Two-wire mode.
Figure 13-6. Start Condition Detector, Logic Diagram
The start condition detector works asynchronously and can therefore wake up the processor
from power-down sleep mode. However, the protocol used might have restrictions on the SCL
hold time. Therefore, when using this feature in this case the Oscillator start-up time set by the
CKSEL Fuses (see
to the USISIF bit description on page 133 for further details.
Maximum frequency for SCL and SCK is f
receive rate in both two- and three-wire mode. In two-wire slave mode the Two-wire Clock Con-
trol Unit will hold the SCL low until the slave is ready to receive more data. This may reduce the
actual data rate in two-wire mode.
3. The master set the first bit to be transferred and releases the SCL line (C). The slave
4. After eight bits containing slave address and data direction (read or write) have been
5. When the slave is addressed, it holds the SDA line low during the acknowledgment
6. Multiple bytes can now be transmitted, all in same direction, until a stop condition is
samples the data and shifts it into the USI Data Register at the positive edge of the SCL
clock.
transferred, the slave counter overflows and the SCL line is forced low (D). If the slave
is not the one the master has addressed, it releases the SCL line and waits for a new
start condition.
cycle before holding the SCL line low again (i.e., the USI Counter Register must be set
to 14 before releasing SCL at (D)). Depending on the R/W bit the master or slave
enables its output. If the bit is set, a master read operation is in progress (i.e., the slave
drives the SDA line) The slave can hold the SCL line low after the acknowledge (E).
given by the master (F), or a new start condition is given.
Write( USISIF)
“Clock System” on page
SDA
SCL
Figure
CK
24) must also be taken into the consideration. Refer
/ 2. This is also the maximum data transmit and
13-6. The SDA line is delayed (in the range of 50
D Q
CLR
D Q
CLR
USISIF
CLOCK
HOLD
131