ATtiny861 Atmel Corporation, ATtiny861 Datasheet - Page 71

• Manufacturer Part Number: ATtiny861
• Manufacturer: Atmel Corporation

Specifications of ATtiny861

• Flash (kbytes): 8 Kbytes
• Pin Count: 20
• Max. Operating Frequency: 20 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 8
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 16
• Ext Interrupts: 16
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 0.5
• Eeprom (bytes): 512
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 6
• Input Capture Channels: 1
• Pwm Channels: 6
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

11. Timer/Counter0
11.1
11.2
11.2.1
2588E–AVR–08/10
Features
Overview
Registers
•
•
•
•
•
Timer/Counter0 is a general purpose 8/16-bit Timer/Counter module, with two/one Output Com-
pare units and Input Capture feature.
The general operation of Timer/Counter0 is described in 8/16-bit mode. A simplified block dia-
gram of the 8/16-bit Timer/Counter is shown in
including I/O bits and I/O pins, are shown in bold. For actual placement of I/O pins, refer to
out ATtiny261/461/861 and ATtiny261V/461V/861V” on page
bit locations are listed in the
Figure 11-1. 8-/16-bit Timer/Counter Block Diagram
The Timer/Counter0 Low Byte Register (TCNT0L) and Output Compare Registers (OCR0A and
OCR0B) are 8-bit registers. Interrupt request (abbreviated Int.Req. in
Clear Timer on Compare Match (Auto Reload)
One Input Capture unit
Four Independent Interrupt Sources (TOV0, OCF0A, OCF0B, ICF0)
8-bit Mode with Two Independent Output Compare Units
16-bit Mode with One Independent Output Compare Unit
TCCRnA
TCNTnH
OCRnB
=
Timer/Counter
“Register Description” on page
Direction
Count
Clear
TCNTnL
TCCRnB
OCRnA
=
Control Logic
TOP
Figure
Detector
Edge
clk
=
Tn
11-1. CPU accessible I/O Registers,
84.
2. Device-specific I/O Register and
Canceler
Fixed TOP value
( From Prescaler )
Noise
Figure
Clock Select
Detector
Edge
TOVn (Int. Req.)
11-1) signals are all
Comparator Ouput )
OCnA (Int. Req.)
OCnB (Int. Req.)
ICFn (Int. Req.)
( From Analog
ICPn
Tn
“Pin-
71