SAM9M10 Atmel Corporation, SAM9M10 Datasheet - Page 241

• Manufacturer Part Number: SAM9M10
• Manufacturer: Atmel Corporation

Specifications of SAM9M10

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 5
• Lin: 4
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: Yes
• Camera Interface: Yes
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: Yes
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 64
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: DDR2/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

B.7.2
ARM DDI 0029G
Clock switch during test
2.
3.
Refer to Exit from debug state on page B-26.
When under serial test conditions, that is when test patterns are being applied to the
ARM7TM core through the JTAG interface, the ARM7TDMI core must be clocked
using DCLK. Entry into test is less automatic than debug and some care must be taken.
On the way into test, MCLK must be held LOW. The TAP controller can now be used
to serially test the ARM7TDMI core. If scan chain 0 and INTEST are selected, DCLK
is generated while the state machine is in the RUN-TEST-IDLE state. During EXTEST,
DCLK is not generated.
On exit from test, RESTART must be selected as the TAP controller instruction. When
this is done, MCLK can be enabled to resume.
After INTEST testing, care must be taken to ensure that the core is in a sensible state
before switching back. The safest way to do this is to either select RESTART and then
cause a system reset, or to insert
switching back.
At this point, RESTART must be clocked into the TAP instruction register.
The ARM7TDMI core now automatically resynchronizes back to MCLK and
starts fetching instructions from memory at MCLK speed.
Note
Copyright © 1994-2001. All rights reserved.
into the instruction pipeline before
Debug in Depth
B-23