AD9887A Analog Devices, Inc., AD9887A Datasheet - Page 2

no-image

AD9887A

Manufacturer Part Number
AD9887A
Description
Dual Interface For Flat Panel Displays
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9887AKS-140
Manufacturer:
AD
Quantity:
275
Part Number:
AD9887AKS-140
Manufacturer:
TOS
Quantity:
160
Part Number:
AD9887AKS-140
Manufacturer:
AD
Quantity:
586
Part Number:
AD9887AKS-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9887AKS-140
Quantity:
120
Part Number:
AD9887AKS-170
Manufacturer:
ADI
Quantity:
421
Part Number:
AD9887AKSZ-100
Manufacturer:
ADI
Quantity:
430
Part Number:
AD9887AKSZ-100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9887AKSZ-170
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-170
Manufacturer:
AD
Quantity:
20 000
AD9887A
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 7
Pin Configuration and Function Descriptions............................. 8
Theory of Operation and Design Guide—Analog Interface .... 17
Theory of Operation—Interface Detection ................................ 27
REVISION HISTORY
3/07—Rev. A to Rev. B
Changes to Figure 1.......................................................................... 1
Changes to Figure 28...................................................................... 27
Changes to Figure 37 and Figure 40............................................. 31
12/05—Rev. 0 to Rev. A
Updated Format..................................................................Universal
Added Pb-Free Package .....................................................Universal
Changes to Figure 1.......................................................................... 1
Changes to Specifications ................................................................ 4
Changes to Table 4.......................................................................... 10
Deleted Analog Interface Pin List Table ...................................... 11
Added Figure 3................................................................................ 18
Analog Interface ........................................................................... 3
Digital Interface ............................................................................ 5
Explanation of Test Levels ........................................................... 7
ESD Caution.................................................................................. 7
Pin Function Details—Pins Shared Between Digital and
Analog Interfaces........................................................................ 11
Pin Function Details—Analog Interface ................................. 13
Pin Function Details—Digital Interface.................................. 16
General Description................................................................... 17
Input Signal Handling................................................................ 17
HSYNC and VSYNC Inputs...................................................... 17
Clamping ..................................................................................... 17
Gain and Offset Control............................................................ 18
Sync-on-Green Input ................................................................. 19
Clock Generation ....................................................................... 19
Alternate Pixel Sampling Mode ................................................ 22
Timing—Analog Interface ........................................................ 23
Active Interface Detection and Selection ................................ 27
Rev. B | Page 2 of 52
Theory of Operation—Digital Interface...................................... 29
2-Wire Serial Register Map ........................................................... 32
Theory of Operation—Sync Processing ...................................... 48
PCB Layout Recommendations.................................................... 49
Outline Dimensions ....................................................................... 51
Added TV Section in Table 7........................................................ 22
Deleted Digital Interface Pin List Table....................................... 24
Changes to Theory of Operation
(Interface Detection) Section........................................................ 28
Added Hot-Plug Detect Section ................................................... 28
Changes to Table 8.......................................................................... 29
Changes to Figure 32...................................................................... 32
Changes to Control Bits Section................................................... 44
Change to Figure 42 ....................................................................... 48
Updated Outline Dimensions....................................................... 53
Changes to Ordering Guide .......................................................... 53
5/03—Revision 0: Initial Version
Hot-Plug Detect.......................................................................... 27
Power Management ................................................................... 27
Scan Function ............................................................................. 28
Capturing Encoded Data........................................................... 29
Data Frames ................................................................................ 29
Special Characters ...................................................................... 29
Channel Resynchronization...................................................... 29
Data Decoder .............................................................................. 29
HDCP .......................................................................................... 29
General Timing Diagrams—Digital Interface............................ 31
Timing Mode Diagrams—Digital Interface ........................... 31
2-Wire Serial Control Register Details.................................... 35
Sync Stripper ............................................................................... 48
Sync Separator ............................................................................ 48
Analog Interface Inputs ............................................................. 49
Digital Interface Inputs.............................................................. 49
Power Supply Bypassing ............................................................ 49
PLL ............................................................................................... 50
Outputs—Both Data and Clocks.............................................. 50
Digital Inputs .............................................................................. 50
Voltage Reference ....................................................................... 50
Ordering Guide .......................................................................... 51

Related parts for AD9887A