AD9887A Analog Devices, Inc., AD9887A Datasheet - Page 45

no-image

AD9887A

Manufacturer Part Number
AD9887A
Description
Dual Interface For Flat Panel Displays
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9887AKS-140
Manufacturer:
AD
Quantity:
275
Part Number:
AD9887AKS-140
Manufacturer:
TOS
Quantity:
160
Part Number:
AD9887AKS-140
Manufacturer:
AD
Quantity:
586
Part Number:
AD9887AKS-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9887AKS-140
Quantity:
120
Part Number:
AD9887AKS-170
Manufacturer:
ADI
Quantity:
421
Part Number:
AD9887AKSZ-100
Manufacturer:
ADI
Quantity:
430
Part Number:
AD9887AKSZ-100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9887AKSZ-170
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9887AKSZ-170
Manufacturer:
AD
Quantity:
20 000
2-Wire Serial Control Port
A 2-wire serial interface control port is provided. Up to four
AD9887A devices can be connected to the 2-wire serial
interface, with each device having a unique address.
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL
is high, the serial interface interprets that action as a start or
stop sequence.
There are five components to serial bus operation:
When the serial interface is inactive (SCL and SDA are high),
communication is initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first eight bits of data transferred after a start signal comprise
a 7-bit slave address (the first seven bits) and a single R/ W bit
(the eighth bit). The R/ W bit indicates the direction of data transfer,
reading from (1) or writing to (0) the slave device. If the trans-
mitted slave address matches the address of the device (set by
the state of the A1 and A0 input pins listed in Table 60), the
AD9887A acknowledges it by bringing SDA low on the ninth
SCL pulse. If the addresses do not match, the AD9887A does
not acknowledge it.
Table 60. Serial Port Addresses
Bit 7
A
1
1
1
1
6
(MSB)
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Stop signal
Bit 6
A
0
0
0
0
5
Bit 5
A
0
0
0
0
4
Bit 4
A
1
1
1
1
3
Bit 3
A
1
1
1
1
2
Bit 2
A
0
0
1
1
1
Bit 1
A
0
1
0
1
0
Rev. B | Page 45 of 52
Data Transfer via Serial Interface
For each byte of data read or written, the MSB is the first bit of
the sequence.
If the AD9887A does not acknowledge the master device
during a write sequence, the SDA remains high so that the
master can generate a stop signal. If the master device does
not acknowledge the AD9887A during a read sequence, the
AD9887A interprets this as the end of the data. The SDA
remains high so that the master can generate a stop signal.
Writing data to a specific control register of the AD9887A
requires writing to its 8-bit address after the slave address has
been established. This control register address is the base
address for subsequent write operations. The base address auto-
increments by one for each byte of data written after the data
byte intended for the base address is established. If more bytes
are transferred than there are available addresses, the address
does not increment and remains at its maximum value of 0x1D.
Any base address higher than 0x1D does not produce an
acknowledge signal.
Data is read from the control registers of the AD9887A in a
similar manner. Reading requires two data transfer operations.
The base address must be written with the R/ W bit of the slave
address byte low to set up a sequential read operation.
Reading begins at the previously established base address with
the R/ W bit of the slave address byte high. The address of the
read register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9887A, a stop
signal must be sent. A stop signal comprises a low-to-high
transition of SDA while SCL is high. The timing for the
read/write operations is shown in Figure 41; a typical byte
transfer is shown in Figure 42.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first generating
a stop signal to terminate the current communication. This is
used to change the mode of communication (read, write) between
the slave and master without releasing the serial interface lines.
AD9887A

Related parts for AD9887A