vsc870 Vitesse Semiconductor Corp, vsc870 Datasheet - Page 19

no-image

vsc870

Manufacturer Part Number
vsc870
Description
High Performance Serial Backplane Transceiver
Manufacturer
Vitesse Semiconductor Corp
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
vsc870TX
Manufacturer:
VTTESSE
Quantity:
784
Part Number:
vsc870TX
Manufacturer:
VITESSE
Quantity:
20 000
Data Sheet
VSC870
G52190-0, Rev 4.1
01/05/01
2), it stops reading from the parallel interface by setting REN LOW, sets RTM/TCLK HIGH and starts sending a
repeated sequence of CRQ words to the switch which are arbitrated only on the cycle that they arrive. During this
operation, the CRQ words are not stored at the switch. If all connections are granted, the transceiver will receive an
ACK from the switch. If DLYEN/CCKIN is LOW, it sets the REN signal HIGH when it receives the ACK, and sends
the header word and data to the switch. If DLYEN/CCKIN is HIGH, it waits for N more cycles before it sets REN
HIGH and then sends header word and data to the switch.
the number of the IDLE words sent between each CRQ words (determined by the CT[2:0]). The number of IDLEs
after each CRQ word can range from 0-7 as shown in the table below. Generally, the more often a CRQ is received by
the switch, the higher the probability that this connection will be granted.
a minimum of 9 word clock cycles between loading the CRQ into the transceiver and the signal REN going HIGH (to
start sending the data packet D0, D1, D2 etc.). This time will be longer if the requested output is busy or the port card
is located further from the switch card. For multicast, the switch will reserve any available outputs and accumulate
them as more CRQ commands are processed. This continues until all connections are reserved. At this point an ACK
signal is sent back to the transceiver.
During the repeated sequence of CRQs described above, different priorities for connections can be established by
The functional timing diagram for camp-on mode with DLYEN/CCKIN set LOW is shown in figure 3. There are
Figure 3: Camp-on with Priority Transmitter Functional Timing (no early arbitration)
TXTYP[1:0]
RTM/TCLK
ACK/RCLK
TXIN[31:0]
WCLK
REN
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
CRQ
CT[2:0]
3
0 0 0
0 0 1
0 1 0
0 1 1
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
HDR
2
VITESSE
SEMICONDUCTOR CORPORATION
1
IDLE Words
Number of
Minimum of 9 clock cycles
0
1
2
3
Internet: www.vitesse.com
CT[2:0]
1 0 0
1 0 1
1 1 0
1 1 1
D0
IDLE Words
Number of
D1
4
5
6
7
D2
High Performance Serial
Backplane Transceiver
D3
D4
D5
Page 19

Related parts for vsc870