adv7150 Analog Devices, Inc., adv7150 Datasheet - Page 14

no-image

adv7150

Manufacturer Part Number
adv7150
Description
Cmos 220 Mhz True-color Graphics Triple 10-bit Video Ram-dac
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7150LS170
Manufacturer:
ADI
Quantity:
364
ADV7150
CLOCK, CLOCK Inputs
The Clock Control Circuit is driven by the pixel clock inputs,
CLOCK and CLOCK. These inputs can be driven by a differ-
ential ECL oscillator running from a +5 V supply.
Alternatively, the ADV7150 CLOCK inputs can be driven by a
Programmable Clock Generator (Figure 15), such as the
ICS1562. The ICS1562 is a monolithic, phase-locked-loop,
clock generator chip. It is capable of synthesizing differential
ECL output frequencies in a range up to 220 MHz from a single
low frequency reference crystal.
Figure 15. PLL Generator Driving CLOCK, CLOCK of the
ADV7150
CLOCK CONTROL SIGNALS
LOADOUT
The ADV7150 generates a LOADOUT control signal which
runs at a divided down frequency of the pixel CLOCK. The
frequency is automatically set to the programmed multiplex
rate, controlled by CR37 and CR36 of Command Register 3.
f
f
f
The LOADOUT signal is used to directly drive the LOADIN
pixel latch signal of the ADV7150. This is most simply achieved
by tying the LOADOUT and LOADIN pins together. Alterna-
tively, the LOADOUT signal can be used to drive the frame
buffer’s shift clock signals, returning to the LOADIN input de-
layed with respect to LOADOUT.
If it is not necessary to have a known fixed number of pipeline
delays, then there is no limitation on the delay between LOAD-
OUT and LOADIN (LOADOUT(1) and LOADOUT(2)).
LOADIN and Pixel Data must conform to the setup and hold
times (t
If, however, it is required that the ADV7150 has a fixed number
of pipeline delays (t
form to timing specifications t
ures 4 to 7.
LOW FREQUENCY
LOADOUT
LOADOUT
LOADOUT
OSCILLATOR
V
CLOCK
8
and t
= f
= f
= f
D0-D3 CS R/W
+5V
GENERATOR
CLOCK
CLOCK
CLOCK
GND
CLOCK
V
ECL
ECL
9
REF
).
OUT+
OUT–
OUT
/4
/2
PD
), LOADOUT and LOADIN must con-
GND
4:1 Multiplex Mode
2:1 Multiplex Mode
1:1 Multiplex Mode
10
GND
V
CC
and -t
220
330
GND
V
11
CC
220
330
0.1 F
as illustrated in Fig-
V
AA
CLOCK
CLOCK
V
ADV7150
REF
V
+5V
AA
GND
–14–
PRGCKOUT
The PRGCKOUT control signal outputs a user programmable
clock frequency. It is a divided down frequency of the pixel
CLOCK (see Figure 8). The rising edge of PRGCKOUT is
synchronous to the rising edge of LOADOUT
where N = 4, 8, 16 or 32.
One application of the PRGCKOUT is to use it as the master
clock frequency of the graphics subsystems processor or
controller.
SCKIN, SCKOUT
These video memory signals are used to minimize external sup-
port chips. Figure 17 illustrates the function that is provided.
An input signal applied to SCKIN is synchronously AND-ed
with the video blanking signal (BLANK). The resulting signal is
output on SCKOUT. Figure 9 of the Timing Waveform section
shows the relationship between SCKOUT, SCKIN and BLANK.
The SCKOUT signal is essentially the video memory shift con-
trol signal. It is stopped during the screen retrace. Figure 18
shows a suggested frame buffer to ADV7150 interface. This is a
minimum chip solution and allows the ADV7150 control the
overall graphics system clocking and synchronization.
Figure 16. LOADOUT vs. Pixel Clock Input (CLOCK, CLOCK )
Figure 18. ADV7150 Interface Using SCKIN and SCKOUT
LOADOUT
BUFFER
FRAME
VIDEO
LOADIN
Figure 17. SCKOUT Generation Circuit
SCKOUT
BLANK
SCKIN
SYNC
BUFFER
FRAME
VIDEO
ADV7150
LOADOUT
LOADIN
PIXEL
f
DATA
PRGCKOUT
= f
LOADOUT(2)
LOADOUT(1)
CLOCK
BUFFER
FRAME
VIDEO
LOADOUT
LOADIN
SCKIN
BLANK
SCKOUT
PIXEL
DATA
ADV7150
/N
LOADOUT(1)
LOADOUT(2)
LATCH
ENABLE
DELAY
ADV7150
LOADOUT
LOADIN
PIXEL
DATA
REV. A

Related parts for adv7150